US20030085471A1 - Semiconductor package and method of production thereof - Google Patents
Semiconductor package and method of production thereof Download PDFInfo
- Publication number
- US20030085471A1 US20030085471A1 US10/281,791 US28179102A US2003085471A1 US 20030085471 A1 US20030085471 A1 US 20030085471A1 US 28179102 A US28179102 A US 28179102A US 2003085471 A1 US2003085471 A1 US 2003085471A1
- Authority
- US
- United States
- Prior art keywords
- capacitor
- board
- attachment hole
- dielectric constant
- conductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
- H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
- H05K1/0222—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors for shielding around a single via or around a group of vias, e.g. coaxial vias or vias surrounded by a grounded via fence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6616—Vertical connections, e.g. vias
- H01L2223/6622—Coaxial feed-throughs in active or passive substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09809—Coaxial layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4046—Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire
Definitions
- the present invention relates to a semiconductor package and a method of production of the same, more particularly relates to a semiconductor package superior in high frequency characteristics and a method of production of the same.
- the practice has been to prevent reflection of signals at the input and output terminals by matching the characteristic impedance or shortening the signal line as much as possible.
- the method of matching the characteristic impedance there are the method of making the signal transmission path coplanar in shape to virtually form a coaxial line, the method of providing a recess in the circuit board and inserting a coaxial cable in the recess to obtain a coaxial structure (Japanese Unexamined Patent Publication (Kokai) No. 5-167258), etc.
- the practice has been to arrange a chip capacitor and other circuit parts as close as possible to the connection terminals of the semiconductor chip.
- An object of the present invention is to provide a semiconductor package of superior high frequency characteristics enabling easy mounting of a large-sized capacitor and thereby enabling fluctuation of the power supply voltage to be suppressed and enabling a reduction of the inductance of the wiring portion connecting the capacitor and connection terminal and a method of production of the same.
- a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage
- the capacitor is comprised of, in an attachment hole passing through a board in a thickness direction, a conductor wire to be connected to a connection terminal of a semiconductor chip at one end, a high dielectric constant material covering the conductor wire at a predetermined thickness, and a conductor layer arranged between an outer circumference of the high dielectric constant material and an inner wall of the attachment hole, provided as a coaxial structure having the conductor wire as its center.
- At least one of the signal wires provided at the board is comprised of, in an attachment hole passing through the board in a thickness direction, a signal wire at the core, a low dielectric constant material, and a conductor layer, formed as a coaxial cable part matching the impedance.
- a method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage comprising providing an attachment hole passing through a board in a thickness direction and press-fitting into the attachment hole a capacitor cable comprised of a conductor wire at the core, a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness, and a conductor sheath covering the outer circumference of the high dielectric constant material so as to attach the capacitor to the board.
- a method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage comprising providing an attachment hole passing through a board in a thickness direction, forming a conductor layer at an inner wall of the attachment hole, and press-fitting into the attachment hole formed with the conductor layer a capacitor cable comprised of a conductor wire at the core and a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness so as to attach the capacitor to the board.
- FIG. 1 is a sectional view of the state of a semiconductor package according to the present invention mounting a semiconductor chip
- FIGS. 2A to 2 D are sectional views of the process of production of a semiconductor package according to the present invention.
- FIGS. 3A and 3B are perspective views of capacitor cables used for the production of the semiconductor package.
- FIG. 1 is a sectional view of the configuration of a semiconductor package according to an embodiment of the present invention.
- the figure shows the state of a semiconductor package 20 on which a semiconductor chip 10 is mounted.
- the characterizing feature of the semiconductor package of the present embodiment is the attachment of a capacitor 30 passing through a board 22 of the semiconductor package 20 matched with the position of arrangement of a connection terminal 10 a of the semiconductor chip 10 .
- the capacitor 30 is comprised of a conductor wire 32 , a high dielectric constant material 34 covering this at a predetermined thickness, and a conductor sheath 36 serving as a conductor layer covering the outer circumference of the high dielectric constant material 34 .
- the conductor wire 32 and the conductor sheath 36 are arranged concentrically.
- the capacitor 30 formed by the conductor wire 32 , high dielectric constant material 34 , and conductor sheath 36 therefore has a coaxial structure.
- the high dielectric constant material 34 is for obtaining a required electrostatic capacitance between the conductor wire 32 and the conductor sheath 36 .
- the conductor wire 32 and conductor sheath 36 act as electrodes of the capacitor 30 .
- the high dielectric constant material 34 is formed by strontium titanate, barium titanate, or another high dielectric constant material or an organic material in which a high dielectric constant material is mixed as a filler in order to obtain the required electrostatic capacitance.
- the capacitor 30 is used for the purpose of suppressing fluctuation of the power supply voltage, so the conductor wire 32 is connected to the power supply line and the conductor sheath 36 covering the outer circumference of the high dielectric constant material 34 is connected to a ground line to become the ground potential. Due to this, the capacitor 30 is provided between the power supply line and ground line of the electronic circuit.
- the capacitor 30 fits in an attachment hole passing through the board 22 in the thickness direction as a coaxial structure.
- the conductor wire 32 is directly connected to the connection terminal 10 a of the semiconductor chip 10 .
- the conductor wire 32 is arranged so as to pass through the capacitor 30 vertically. It is both a structural part of the capacitor 30 and wiring connecting the connection terminal 10 a and the power supply. Due to this, the connection terminal 10 a and the capacitor are connected at the shortest distance without any detour in the wiring.
- the length of the wiring connecting the capacitor 30 and the connection terminal 10 a becomes the shortest and the inductance of the wiring portion becomes the smallest. Therefore, it is possible to effectively suppress deterioration of the characteristics when handling a high frequency signal of several GHz.
- the inductance becomes 200 to 300 pH, but according to the present structure, it is possible to reduce the inductance to 10 to 50 pH.
- reference numeral 40 is a coaxial cable part for impedance matching provided at the connection part of a signal line.
- Reference numeral 41 is a conductor wire serving as the signal line, 42 a low dielectric constant material, and 43 a conductor sheath covering the outer circumference of the low dielectric constant material 42 .
- the conductor sheath 43 is connected to a ground wire and becomes the ground potential.
- the coaxial cable part 40 is characterized by formation into a coaxial structure for matching the impedance at the input/output terminals of the conductor wire 41 forming the signal wire with the characteristic impedance.
- the low dielectric constant material 42 is a dielectric material used for matching the characteristic impedance of 50 ⁇ .
- the dielectric material forming the capacitor 30 has a specific dielectric constant of 30 to 40, while the low dielectric constant material 42 is a material of a low specific dielectric constant of about 3.
- reference numeral 45 indicates a signal wire similar to the conductor wire 41 , but this is not formed into a coaxial structure since this signal wire is for the input/output of a low frequency signal in the semiconductor package of this embodiment.
- Reference numeral 46 is a ground wire.
- the ground wire 46 is electrically connected to the conductor sheaths 36 and 43 through an interconnect pattern 47 provided at an inside layer of the board 22 , whereby the conductor sheaths 36 and 43 become the ground potential.
- Reference numerals 50 are external connection terminals provided at the bottom of the board 22 .
- the external connection terminals 50 are formed by bonding solder balls with lands 52 formed on the surface of the board 22 .
- FIGS. 2A to 2 D show the process of production of the above semiconductor package.
- FIG. 2A shows a board 22 formed with conductor wires forming a signal wire 45 and a ground wire 46 and an interconnect pattern 47 .
- the board 22 can be formed as a multilayer board comprised of a core board made of a resin on the two sides of which interconnect layers are laminated through insulation layers.
- FIG. 2B shows the state with attachment holes 60 and 62 formed passing through the board 22 in the thickness direction.
- the attachment holes 60 and 62 are formed by drilling at portions for forming the above-mentioned capacitor 30 and high frequency signal use coaxial cable part 40 .
- the attachment holes 60 and 62 are formed to have inside diameter dimensions matching the outside diameter dimensions of the capacitor 30 and coaxial cable part 40 to be attached to the board 22 .
- FIG. 2C shows the state with the capacitor 30 and the coaxial cable part 40 attached to the attachment holes 60 and 62 formed in the board 22 .
- a capacitor cable formed in advance into a cylindrical shape is inserted into the attachment hole 60 .
- FIG. 3A is a perspective view of a capacitor cable 30 a .
- the capacitor cable 30 a is comprised of the above-mentioned conductor wire 32 , a high dielectric constant material 34 , and a conductor sheath 36 formed into the shape of a long coaxial cable.
- the capacitor 30 can be attached by press-fitting the capacitor cable 30 a cut to a predetermined length into the attachment hole 60 of the board 22 .
- the conductor sheath 36 contacts the interconnect pattern 47 exposed at the wall of the inner circumference of the attachment hole 60 , whereby the interconnect pattern 47 and conductor sheath 36 are electrically connected.
- the method of attaching the capacitor 30 to the attachment hole 60 aside from the method of using the capacitor cable 30 a shown in FIG. 3A, the method of using a capacitor cable 30 b shown in FIG. 3B is also possible.
- the capacitor cable 30 b shown in FIG. 3B lacks the conductor sheath 36 of the capacitor cable 30 a shown in FIG. 3A.
- the method of attaching the coaxial cable part 40 for a signal wire of the board 22 is similar to the method of attaching the capacitor 30 at the board 22 . That is, it is possible to attach the coaxial cable part 40 shown in FIG. 2C by press-fitting a coaxial cable formed in the same manner as the capacitor cable 30 a or 30 b shown in FIG. 3A or 3 B in the attachment hole 62 provided in the board 22 .
- the coaxial cable may be formed with a conductor sheath at the outer surface of the low dielectric constant material 42 or not be formed with the conductor sheath. When no conductor sheath is formed at the outer surface of the low dielectric constant material 42 , it is sufficient, in the same way as above, to plate the inner wall of the attachment hole 62 to form a conductor layer.
- FIG. 2D shows the state of formation of an interconnect pattern on the surface of the board 22 after formation of the capacitor 30 and coaxial cable part 40 at the board 22 .
- the interconnect pattern can be obtained by forming a conductor layer on the top and bottom surfaces of the board 22 by plating etc., then etching the conductor layer to form a predetermined pattern.
- Reference numerals 52 are lands for connection with external connection terminal, while reference numerals 54 are pads for connection with bumps of the semiconductor chip 10 .
- the semiconductor package of the present embodiment has the conductor wire 32 forming the power supply line serving as a part of the capacitor 30 and has the conductor wire 32 directly connected to the connection terminal 10 a and the length of the power supply line formed shortest, so suppression of fluctuation of the power supply voltage and reduction of the inductance are realized and a package with extremely good high frequency characteristics is formed. Further, for the signal wire transmitting the high frequency signal, it is possible to improve the high frequency characteristics by matching with the characteristic impedance. In this respect as well, a semiconductor package superior in high frequency characteristics is obtained.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A semiconductor package of superior high frequency characteristics enabling easy mounting of a large-sized capacitor and thereby enabling fluctuation of the power supply voltage to be suppressed and enabling a reduction of the inductance of the wiring portion connecting the capacitor and a connection terminal, that is, a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, wherein the capacitor is comprised of, in an attachment hole passing through the board in the thickness direction, a conductor wire to be connected to a connection terminal of a semiconductor chip at one end, a high dielectric constant material covering the conductor wire at a predetermined thickness, and a conductor layer arranged between the outer circumference of the high dielectric constant material and the inner wall of the attachment hole, provided as a coaxial structure having the conductor wire at its center, and a method of production of the same.
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor package and a method of production of the same, more particularly relates to a semiconductor package superior in high frequency characteristics and a method of production of the same.
- 2. Description of the Related Art
- In semiconductor packages handling high frequency signals of microprocessors etc., the frequency characteristics in the signal transmission path become a problem. Therefore, the practice has been to prevent reflection of signals at the input and output terminals by matching the characteristic impedance or shortening the signal line as much as possible. For example, as methods of matching the characteristic impedance, there are the method of making the signal transmission path coplanar in shape to virtually form a coaxial line, the method of providing a recess in the circuit board and inserting a coaxial cable in the recess to obtain a coaxial structure (Japanese Unexamined Patent Publication (Kokai) No. 5-167258), etc. Further, as the method of shortening the signal line, the practice has been to arrange a chip capacitor and other circuit parts as close as possible to the connection terminals of the semiconductor chip.
- Summarizing the problem to be solved by the invention, if however the frequency of the signal handled by the semiconductor package becomes a high one of 1 GHz, fluctuations in the power supply will have an effect on the frequency characteristics, so the practice has been to connect a large-sized capacitor to the power supply line so as to suppress any drop in power supply voltage when a signal is transmitted. In the case of a semiconductor device of the related art comprised of a semiconductor chip mounted on a circuit board, a capacitor has been mounted at the circuit by arranging a chip capacitor at the surface of the circuit board opposite to the surface mounting the semiconductor chip or arranging a chip capacitor in the vicinity of the semiconductor chip. This is so as to arrange the chip capacitor as close as possible to the connection terminal of the semiconductor chip and thereby reduce the inductance of the transmission path as much as possible.
- The operating frequencies of semiconductor devices are becoming higher, however. If it becomes necessary to satisfy the condition of reducing the inductance value at the time of operation to not more than several pH, the problem arises that even with the method of arranging the chip capacitor at a position as close to the semiconductor chip as possible at the surface opposite to the position where the semiconductor chip is mounted, the inductance at the part connected with the electrode may end up exceeding the desired value depending on the thickness of the board or the size of the chip capacitor and the required performance of the semiconductor device will no longer be able to be obtained.
- An object of the present invention is to provide a semiconductor package of superior high frequency characteristics enabling easy mounting of a large-sized capacitor and thereby enabling fluctuation of the power supply voltage to be suppressed and enabling a reduction of the inductance of the wiring portion connecting the capacitor and connection terminal and a method of production of the same.
- To attain the above object, according to a first object of the present invention, there is provided a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, wherein the capacitor is comprised of, in an attachment hole passing through a board in a thickness direction, a conductor wire to be connected to a connection terminal of a semiconductor chip at one end, a high dielectric constant material covering the conductor wire at a predetermined thickness, and a conductor layer arranged between an outer circumference of the high dielectric constant material and an inner wall of the attachment hole, provided as a coaxial structure having the conductor wire as its center.
- Preferably, at least one of the signal wires provided at the board is comprised of, in an attachment hole passing through the board in a thickness direction, a signal wire at the core, a low dielectric constant material, and a conductor layer, formed as a coaxial cable part matching the impedance.
- According to a second aspect of the present invention, there is provided a method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, comprising providing an attachment hole passing through a board in a thickness direction and press-fitting into the attachment hole a capacitor cable comprised of a conductor wire at the core, a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness, and a conductor sheath covering the outer circumference of the high dielectric constant material so as to attach the capacitor to the board.
- According to a third aspect of the present invention, there is provided a method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, comprising providing an attachment hole passing through a board in a thickness direction, forming a conductor layer at an inner wall of the attachment hole, and press-fitting into the attachment hole formed with the conductor layer a capacitor cable comprised of a conductor wire at the core and a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness so as to attach the capacitor to the board.
- These and other objects and features of the present invention will become clearer from the following description of the preferred embodiments given with reference to the attached drawings, wherein:
- FIG. 1 is a sectional view of the state of a semiconductor package according to the present invention mounting a semiconductor chip;
- FIGS. 2A to2D are sectional views of the process of production of a semiconductor package according to the present invention; and
- FIGS. 3A and 3B are perspective views of capacitor cables used for the production of the semiconductor package.
- Preferred embodiments of the present invention will be described in detail below while referring to the attached figures.
- FIG. 1 is a sectional view of the configuration of a semiconductor package according to an embodiment of the present invention. The figure shows the state of a
semiconductor package 20 on which asemiconductor chip 10 is mounted. The characterizing feature of the semiconductor package of the present embodiment is the attachment of acapacitor 30 passing through aboard 22 of thesemiconductor package 20 matched with the position of arrangement of aconnection terminal 10 a of thesemiconductor chip 10. - The
capacitor 30 is comprised of aconductor wire 32, a high dielectricconstant material 34 covering this at a predetermined thickness, and aconductor sheath 36 serving as a conductor layer covering the outer circumference of the high dielectricconstant material 34. Theconductor wire 32 and theconductor sheath 36 are arranged concentrically. Thecapacitor 30 formed by theconductor wire 32, high dielectricconstant material 34, andconductor sheath 36 therefore has a coaxial structure. The high dielectricconstant material 34 is for obtaining a required electrostatic capacitance between theconductor wire 32 and theconductor sheath 36. Theconductor wire 32 andconductor sheath 36 act as electrodes of thecapacitor 30. The high dielectricconstant material 34 is formed by strontium titanate, barium titanate, or another high dielectric constant material or an organic material in which a high dielectric constant material is mixed as a filler in order to obtain the required electrostatic capacitance. - In the semiconductor package of the present embodiment, the
capacitor 30 is used for the purpose of suppressing fluctuation of the power supply voltage, so theconductor wire 32 is connected to the power supply line and theconductor sheath 36 covering the outer circumference of the high dielectricconstant material 34 is connected to a ground line to become the ground potential. Due to this, thecapacitor 30 is provided between the power supply line and ground line of the electronic circuit. - As shown in FIG. 1, the
capacitor 30 fits in an attachment hole passing through theboard 22 in the thickness direction as a coaxial structure. Theconductor wire 32 is directly connected to theconnection terminal 10 a of thesemiconductor chip 10. Theconductor wire 32 is arranged so as to pass through thecapacitor 30 vertically. It is both a structural part of thecapacitor 30 and wiring connecting theconnection terminal 10 a and the power supply. Due to this, theconnection terminal 10 a and the capacitor are connected at the shortest distance without any detour in the wiring. The length of the wiring connecting thecapacitor 30 and theconnection terminal 10 a becomes the shortest and the inductance of the wiring portion becomes the smallest. Therefore, it is possible to effectively suppress deterioration of the characteristics when handling a high frequency signal of several GHz. In the structure of an ordinary semiconductor package, the inductance becomes 200 to 300 pH, but according to the present structure, it is possible to reduce the inductance to 10 to 50 pH. - In FIG. 1,
reference numeral 40 is a coaxial cable part for impedance matching provided at the connection part of a signal line.Reference numeral 41 is a conductor wire serving as the signal line, 42 a low dielectric constant material, and 43 a conductor sheath covering the outer circumference of the low dielectricconstant material 42. Theconductor sheath 43 is connected to a ground wire and becomes the ground potential. Thecoaxial cable part 40 is characterized by formation into a coaxial structure for matching the impedance at the input/output terminals of theconductor wire 41 forming the signal wire with the characteristic impedance. The low dielectricconstant material 42 is a dielectric material used for matching the characteristic impedance of 50 Ω. The dielectric material forming thecapacitor 30 has a specific dielectric constant of 30 to 40, while the low dielectricconstant material 42 is a material of a low specific dielectric constant of about 3. - In the semiconductor package of the illustrated example,
reference numeral 45 indicates a signal wire similar to theconductor wire 41, but this is not formed into a coaxial structure since this signal wire is for the input/output of a low frequency signal in the semiconductor package of this embodiment. -
Reference numeral 46 is a ground wire. Theground wire 46 is electrically connected to theconductor sheaths interconnect pattern 47 provided at an inside layer of theboard 22, whereby the conductor sheaths 36 and 43 become the ground potential.Reference numerals 50 are external connection terminals provided at the bottom of theboard 22. Theexternal connection terminals 50 are formed by bonding solder balls withlands 52 formed on the surface of theboard 22. - FIGS. 2A to2D show the process of production of the above semiconductor package.
- FIG. 2A shows a
board 22 formed with conductor wires forming asignal wire 45 and aground wire 46 and aninterconnect pattern 47. Theboard 22 can be formed as a multilayer board comprised of a core board made of a resin on the two sides of which interconnect layers are laminated through insulation layers. - FIG. 2B shows the state with attachment holes60 and 62 formed passing through the
board 22 in the thickness direction. The attachment holes 60 and 62 are formed by drilling at portions for forming the above-mentionedcapacitor 30 and high frequency signal usecoaxial cable part 40. The attachment holes 60 and 62 are formed to have inside diameter dimensions matching the outside diameter dimensions of thecapacitor 30 andcoaxial cable part 40 to be attached to theboard 22. - FIG. 2C shows the state with the
capacitor 30 and thecoaxial cable part 40 attached to the attachment holes 60 and 62 formed in theboard 22. To attach thecapacitor 30 to theattachment hole 60, a capacitor cable formed in advance into a cylindrical shape is inserted into theattachment hole 60. - FIG. 3A is a perspective view of a
capacitor cable 30 a. Thecapacitor cable 30 a is comprised of the above-mentionedconductor wire 32, a high dielectricconstant material 34, and aconductor sheath 36 formed into the shape of a long coaxial cable. Thecapacitor 30 can be attached by press-fitting thecapacitor cable 30 a cut to a predetermined length into theattachment hole 60 of theboard 22. - By inserting the
capacitor 30 into theattachment hole 60, theconductor sheath 36 contacts theinterconnect pattern 47 exposed at the wall of the inner circumference of theattachment hole 60, whereby theinterconnect pattern 47 andconductor sheath 36 are electrically connected. - Note that as the method of attaching the
capacitor 30 to theattachment hole 60, aside from the method of using thecapacitor cable 30 a shown in FIG. 3A, the method of using acapacitor cable 30 b shown in FIG. 3B is also possible. Thecapacitor cable 30 b shown in FIG. 3B lacks theconductor sheath 36 of thecapacitor cable 30 a shown in FIG. 3A. - When using the
capacitor cable 30 b shown in FIG. 3B to attach thecapacitor 30 to theboard 22, first anattachment hole 60 is formed in theboard 22, then the inside wall of theattachment hole 60 is plated to form a conductor layer at the inside wall of theattachment hole 60, then thecapacitor cable 30 b shown in FIG. 3B is press-fit in theattachment hole 60. In this case, the conductor layer becomes the ground potential, and the conductor layer provided at the inside wall of theattachment hole 60 performs the same function as theconductor sheath 36 of thecapacitor cable 30 a shown in FIG. 3A for formation of thecapacitor 30. - The method of attaching the
coaxial cable part 40 for a signal wire of theboard 22 is similar to the method of attaching thecapacitor 30 at theboard 22. That is, it is possible to attach thecoaxial cable part 40 shown in FIG. 2C by press-fitting a coaxial cable formed in the same manner as thecapacitor cable attachment hole 62 provided in theboard 22. The coaxial cable may be formed with a conductor sheath at the outer surface of the low dielectricconstant material 42 or not be formed with the conductor sheath. When no conductor sheath is formed at the outer surface of the low dielectricconstant material 42, it is sufficient, in the same way as above, to plate the inner wall of theattachment hole 62 to form a conductor layer. - FIG. 2D shows the state of formation of an interconnect pattern on the surface of the
board 22 after formation of thecapacitor 30 andcoaxial cable part 40 at theboard 22. The interconnect pattern can be obtained by forming a conductor layer on the top and bottom surfaces of theboard 22 by plating etc., then etching the conductor layer to form a predetermined pattern.Reference numerals 52 are lands for connection with external connection terminal, whilereference numerals 54 are pads for connection with bumps of thesemiconductor chip 10. - In this way, it is possible to obtain a semiconductor package mounting a
capacitor 30 in an arrangement passing through theboard 22 in the thickness direction. The semiconductor package of the present embodiment, as explained above, has theconductor wire 32 forming the power supply line serving as a part of thecapacitor 30 and has theconductor wire 32 directly connected to theconnection terminal 10 a and the length of the power supply line formed shortest, so suppression of fluctuation of the power supply voltage and reduction of the inductance are realized and a package with extremely good high frequency characteristics is formed. Further, for the signal wire transmitting the high frequency signal, it is possible to improve the high frequency characteristics by matching with the characteristic impedance. In this respect as well, a semiconductor package superior in high frequency characteristics is obtained. - Summarizing the effects of the invention, according to the semiconductor package and method of production of the same of the present invention, it is possible to easily mount a capacitor to a board so as to suppress fluctuation of the power supply voltage and possible to minimize the length of the wiring connecting the capacitor and the connection terminal so as to lower the inductance. Therefore, it is possible to provide a semiconductor package with extremely superior high frequency characteristics.
- While the invention has been described with reference to specific embodiments chosen for purpose of illustration, it should be apparent that numerous modifications could be made thereto by those skilled in the art without departing from the basic concept and scope of the invention.
Claims (4)
1. A semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, wherein the capacitor is comprised of, in an attachment hole passing through the board in the thickness direction, a conductor wire to be connected to a connection terminal of a semiconductor chip at one end, a high dielectric constant material covering the conductor wire at a predetermined thickness, and a conductor layer arranged between the outer circumference of the high dielectric constant material and the inner wall of the attachment hole, provided as a coaxial structure having the conductor wire as its center.
2. A semiconductor package as set forth in claim 1 , wherein at least one of the signal wires provided at said board is comprised of, in an attachment hole passing through said board in a thickness direction, a signal wire at the core, a low dielectric constant material, and a conductor layer, formed as a coaxial wire matching the impedance.
3. A method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, comprising:
providing an attachment hole passing through a board in a thickness direction and
press-fitting into said attachment hole a capacitor cable comprised of a conductor wire at the core, a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness, and a conductor sheath covering the outer circumference of the high dielectric constant material so as to attach the capacitor to said board.
4. A method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, comprising:
providing an attachment hole passing through a board in a thickness direction,
forming a conductor layer at an inner wall of said attachment hole, and
press-fitting into said attachment hole formed with said conductor layer a capacitor cable comprised of a conductor wire at the core and a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness so as to attach the capacitor to said board.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/693,374 US7033934B2 (en) | 2001-11-07 | 2003-10-24 | Method of production of semiconductor package |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001341643A JP3495727B2 (en) | 2001-11-07 | 2001-11-07 | Semiconductor package and manufacturing method thereof |
JP2001-341643 | 2001-11-07 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/693,374 Division US7033934B2 (en) | 2001-11-07 | 2003-10-24 | Method of production of semiconductor package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030085471A1 true US20030085471A1 (en) | 2003-05-08 |
Family
ID=19155631
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/281,791 Abandoned US20030085471A1 (en) | 2001-11-07 | 2002-10-28 | Semiconductor package and method of production thereof |
US10/693,374 Expired - Lifetime US7033934B2 (en) | 2001-11-07 | 2003-10-24 | Method of production of semiconductor package |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/693,374 Expired - Lifetime US7033934B2 (en) | 2001-11-07 | 2003-10-24 | Method of production of semiconductor package |
Country Status (5)
Country | Link |
---|---|
US (2) | US20030085471A1 (en) |
JP (1) | JP3495727B2 (en) |
KR (1) | KR20030038445A (en) |
CN (1) | CN1306601C (en) |
TW (1) | TW200300282A (en) |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060278980A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Patterned contact |
US20060278986A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Chip capacitive coupling |
US20060278995A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Chip spanning connection |
US20060278992A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Post & penetration interconnection |
US20060281296A1 (en) * | 2005-06-14 | 2006-12-14 | Abhay Misra | Routingless chip architecture |
US20060281219A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Chip-based thermo-stack |
US20060281303A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Tack & fuse chip bonding |
US20060281363A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Remote chip attachment |
EP1775761A1 (en) * | 2004-07-06 | 2007-04-18 | Tokyo Electron Limited | Through substrate and interposer, and method for manufacturing through substrate |
US20070124930A1 (en) * | 2005-12-02 | 2007-06-07 | Cisco Technology, Inc. | Coaxial via in PCB for high-speed signaling designs |
US20070161235A1 (en) * | 2005-06-14 | 2007-07-12 | John Trezza | Back-to-front via process |
US20070257708A1 (en) * | 2004-08-31 | 2007-11-08 | Kabushiki Kaisha Toshiba | Semiconductor module |
US20070278641A1 (en) * | 2005-06-14 | 2007-12-06 | John Trezza | Side Stacking Apparatus and Method |
US20070281460A1 (en) * | 2006-06-06 | 2007-12-06 | Cubic Wafer, Inc. | Front-end processed wafer having through-chip connections |
US20080090413A1 (en) * | 2006-10-17 | 2008-04-17 | John Trezza | Wafer via formation |
KR100856450B1 (en) * | 2004-07-06 | 2008-09-04 | 도쿄엘렉트론가부시키가이샤 | Method for manufacturing through substrate |
US20080246145A1 (en) * | 2007-04-05 | 2008-10-09 | John Trezza | Mobile binding in an electronic connection |
US20080245846A1 (en) * | 2007-04-05 | 2008-10-09 | John Trezza | Heat cycle-able connection |
US20080261392A1 (en) * | 2007-04-23 | 2008-10-23 | John Trezza | Conductive via formation |
US20090174079A1 (en) * | 2007-02-16 | 2009-07-09 | John Trezza | Plated pillar package formation |
US20090267219A1 (en) * | 2007-04-23 | 2009-10-29 | John Trezza | Ultra-thin chip packaging |
US20100073894A1 (en) * | 2008-09-22 | 2010-03-25 | Russell Mortensen | Coreless substrate, method of manufacturing same, and package for microelectronic device incorporating same |
US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US20100163295A1 (en) * | 2008-12-31 | 2010-07-01 | Mihir Roy | Coaxial plated through holes (pth) for robust electrical performance |
US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US20110108973A1 (en) * | 2009-11-12 | 2011-05-12 | Industrial Technology Research Institute | Chip package structure and method for fabricating the same |
US20130048344A1 (en) * | 2011-08-30 | 2013-02-28 | Star Technologies Inc. | High frequency circuit board |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
WO2015099668A1 (en) * | 2013-12-23 | 2015-07-02 | Intel Corporation | Through-body-via isolated coaxial capacitor and techniques for forming same |
US9275975B2 (en) | 2014-03-28 | 2016-03-01 | Intel Corporation | Electronic package and method of connecting a first die to a second die to form an electronic package |
TWI568043B (en) * | 2014-03-18 | 2017-01-21 | 日本麥克隆尼股份有限公司 | Battery |
US20170231083A1 (en) * | 2016-02-04 | 2017-08-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure and method of manufacturing the same |
US20190131258A1 (en) * | 2016-05-10 | 2019-05-02 | Sony Corporation | Semiconductor device, semiconductor device manufacturing method, and electronic device |
KR20200047050A (en) * | 2018-10-26 | 2020-05-07 | 삼성전자주식회사 | Electronic device and substrate connecting member comprising opening surrounding region where through wiring is formed and substrate having conductive member formed on the side of the opening |
US11706871B2 (en) | 2018-03-15 | 2023-07-18 | Huawei Technologies Co., Ltd. | Connection plate, circuit board assembly, and electronic device |
US11818841B2 (en) | 2021-04-26 | 2023-11-14 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4005451B2 (en) * | 2002-08-29 | 2007-11-07 | 富士通株式会社 | Multilayer substrate and semiconductor device |
US7767876B2 (en) * | 2003-10-30 | 2010-08-03 | The Procter & Gamble Company | Disposable absorbent article having a visibly highlighted wetness sensation member |
JP2006019455A (en) * | 2004-06-30 | 2006-01-19 | Nec Electronics Corp | Semiconductor device and manufacturing method thereof |
SG135065A1 (en) * | 2006-02-20 | 2007-09-28 | Micron Technology Inc | Conductive vias having two or more elements for providing communication between traces in different substrate planes, semiconductor device assemblies including such vias, and accompanying methods |
JP4185499B2 (en) * | 2005-02-18 | 2008-11-26 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device |
US7701052B2 (en) * | 2005-10-21 | 2010-04-20 | E. I. Du Pont De Nemours And Company | Power core devices |
JP2008028188A (en) * | 2006-07-21 | 2008-02-07 | Sharp Corp | Printed wiring board, method for manufacturing the same, and electronic apparatus |
US7473577B2 (en) * | 2006-08-11 | 2009-01-06 | International Business Machines Corporation | Integrated chip carrier with compliant interconnect |
US7570493B2 (en) * | 2006-11-16 | 2009-08-04 | Sony Ericsson Mobile Communications | Printed circuit board with embedded circuit component |
KR20090096174A (en) * | 2008-03-07 | 2009-09-10 | 주식회사 하이닉스반도체 | Circuit substrate and semiconductor package using the circuit substrate |
CN101661920B (en) * | 2008-08-26 | 2011-06-29 | 欣兴电子股份有限公司 | Chip packaging carrying plate and making method thereof |
US20100327433A1 (en) * | 2009-06-25 | 2010-12-30 | Qualcomm Incorporated | High Density MIM Capacitor Embedded in a Substrate |
US8558345B2 (en) * | 2009-11-09 | 2013-10-15 | International Business Machines Corporation | Integrated decoupling capacitor employing conductive through-substrate vias |
FR2953069B1 (en) * | 2009-11-24 | 2012-03-09 | Eads Europ Aeronautic Defence | DEVICE FOR PROTECTING THE LIGHTNING OF AN ANTENNA RECEIVER AND PLANE COMPRISING THE SAME |
US8519515B2 (en) * | 2011-04-13 | 2013-08-27 | United Microlectronics Corp. | TSV structure and method for forming the same |
JP5687336B2 (en) * | 2011-05-24 | 2015-03-18 | 三菱電機株式会社 | High frequency package |
JP5938918B2 (en) * | 2012-01-24 | 2016-06-22 | 株式会社デンソー | Semiconductor device having wiring board |
CN104604345A (en) * | 2012-08-31 | 2015-05-06 | 索尼公司 | Wiring substrate and wiring substrate fabrication method |
US9368440B1 (en) * | 2013-07-31 | 2016-06-14 | Altera Corporation | Embedded coaxial wire and method of manufacture |
US10119993B2 (en) * | 2014-10-30 | 2018-11-06 | Tongfu Microelectronics Co., Ltd. | Testing probe and semiconductor testing fixture, and fabrication methods thereof |
US9455189B1 (en) | 2015-06-14 | 2016-09-27 | Darryl G. Walker | Package including a plurality of stacked semiconductor devices including a capacitance enhanced through via and method of manufacture |
CN106912160A (en) * | 2017-03-14 | 2017-06-30 | 上海摩软通讯技术有限公司 | A kind of pcb board and preparation method thereof |
KR102509050B1 (en) * | 2018-06-26 | 2023-03-13 | 에스케이하이닉스 주식회사 | Package substrate having electromagnetic bandgap structure and semiconductor package using the package substrate |
CN109841430B (en) * | 2019-03-22 | 2020-12-01 | 杭州灵通电子有限公司 | End-capping device and end-capping process for large-size multilayer ceramic capacitor |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6072690A (en) * | 1998-01-15 | 2000-06-06 | International Business Machines Corporation | High k dielectric capacitor with low k sheathed signal vias |
US6314013B1 (en) * | 1998-11-23 | 2001-11-06 | Micron Technology, Inc. | Stacked integrated circuits |
US20020017399A1 (en) * | 2000-08-11 | 2002-02-14 | Huey-Ru Chang | Coaxial via hole and process of fabricating the same |
US6605551B2 (en) * | 2000-12-08 | 2003-08-12 | Intel Corporation | Electrocoating process to form a dielectric layer in an organic substrate to reduce loop inductance |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2891375B2 (en) * | 1990-02-27 | 1999-05-17 | 新光電気工業株式会社 | Ceramic substrate for high-speed electronic components and method of manufacturing the same |
JPH05167258A (en) * | 1991-12-12 | 1993-07-02 | Nec Corp | Multilayer wiring board |
JPH10163A (en) | 1996-06-15 | 1998-01-06 | Chubu Corp:Kk | Method for using heat roaster |
JP4390368B2 (en) | 2000-06-08 | 2009-12-24 | 新光電気工業株式会社 | Wiring board manufacturing method |
-
2001
- 2001-11-07 JP JP2001341643A patent/JP3495727B2/en not_active Expired - Fee Related
-
2002
- 2002-10-28 US US10/281,791 patent/US20030085471A1/en not_active Abandoned
- 2002-10-30 TW TW091132188A patent/TW200300282A/en unknown
- 2002-11-06 KR KR1020020068326A patent/KR20030038445A/en not_active Application Discontinuation
- 2002-11-07 CN CNB021464456A patent/CN1306601C/en not_active Expired - Fee Related
-
2003
- 2003-10-24 US US10/693,374 patent/US7033934B2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6072690A (en) * | 1998-01-15 | 2000-06-06 | International Business Machines Corporation | High k dielectric capacitor with low k sheathed signal vias |
US6314013B1 (en) * | 1998-11-23 | 2001-11-06 | Micron Technology, Inc. | Stacked integrated circuits |
US20020017399A1 (en) * | 2000-08-11 | 2002-02-14 | Huey-Ru Chang | Coaxial via hole and process of fabricating the same |
US6717071B2 (en) * | 2000-08-11 | 2004-04-06 | Industrial Technology Research Institute | Coaxial via hole and process of fabricating the same |
US6605551B2 (en) * | 2000-12-08 | 2003-08-12 | Intel Corporation | Electrocoating process to form a dielectric layer in an organic substrate to reduce loop inductance |
Cited By (116)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1775761A1 (en) * | 2004-07-06 | 2007-04-18 | Tokyo Electron Limited | Through substrate and interposer, and method for manufacturing through substrate |
US7866038B2 (en) | 2004-07-06 | 2011-01-11 | Tokyo Electron Limited | Through substrate, interposer and manufacturing method of through substrate |
KR100856450B1 (en) * | 2004-07-06 | 2008-09-04 | 도쿄엘렉트론가부시키가이샤 | Method for manufacturing through substrate |
US20070246253A1 (en) * | 2004-07-06 | 2007-10-25 | Masami Yakabe | Through Substrate, Interposer and Manufacturing Method of Through Substrate |
EP1775761A4 (en) * | 2004-07-06 | 2007-08-29 | Tokyo Electron Ltd | Through substrate and interposer, and method for manufacturing through substrate |
US7633153B2 (en) * | 2004-08-31 | 2009-12-15 | Kabushiki Kaisha Toshiba | Semiconductor module |
US20070257708A1 (en) * | 2004-08-31 | 2007-11-08 | Kabushiki Kaisha Toshiba | Semiconductor module |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US8283778B2 (en) | 2005-06-14 | 2012-10-09 | Cufer Asset Ltd. L.L.C. | Thermally balanced via |
US20060281309A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Coaxial through chip connection |
US20060281219A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Chip-based thermo-stack |
US20060278966A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Contact-based encapsulation |
US20060278989A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Triaxial through-chip connection |
US20060278993A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Chip connector |
US20060281303A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Tack & fuse chip bonding |
US20060281363A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Remote chip attachment |
US20060278988A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Profiled contact |
US20060281243A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Through chip connection |
US7157372B1 (en) * | 2005-06-14 | 2007-01-02 | Cubic Wafer Inc. | Coaxial through chip connection |
US20060278992A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Post & penetration interconnection |
US7215032B2 (en) | 2005-06-14 | 2007-05-08 | Cubic Wafer, Inc. | Triaxial through-chip connection |
US20070120241A1 (en) * | 2005-06-14 | 2007-05-31 | John Trezza | Pin-type chip tooling |
US7838997B2 (en) | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US20070138562A1 (en) * | 2005-06-14 | 2007-06-21 | Cubic Wafer, Inc. | Coaxial through chip connection |
US20070158839A1 (en) * | 2005-06-14 | 2007-07-12 | John Trezza | Thermally balanced via |
US20070161235A1 (en) * | 2005-06-14 | 2007-07-12 | John Trezza | Back-to-front via process |
US20070167004A1 (en) * | 2005-06-14 | 2007-07-19 | John Trezza | Triaxial through-chip connection |
US20070197013A1 (en) * | 2005-06-14 | 2007-08-23 | Cubic Wafer, Inc. | Processed Wafer Via |
US20070196948A1 (en) * | 2005-06-14 | 2007-08-23 | John Trezza | Stacked chip-based system and method |
US20060278994A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Inverse chip connector |
US20070228576A1 (en) * | 2005-06-14 | 2007-10-04 | John Trezza | Isolating chip-to-chip contact |
US20060278995A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Chip spanning connection |
US20060281292A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Rigid-backed, membrane-based chip tooling |
US20070278641A1 (en) * | 2005-06-14 | 2007-12-06 | John Trezza | Side Stacking Apparatus and Method |
US9324629B2 (en) | 2005-06-14 | 2016-04-26 | Cufer Asset Ltd. L.L.C. | Tooling for coupling multiple electronic chips |
US9147635B2 (en) | 2005-06-14 | 2015-09-29 | Cufer Asset Ltd. L.L.C. | Contact-based encapsulation |
US20080171174A1 (en) * | 2005-06-14 | 2008-07-17 | John Trezza | Electrically conductive interconnect system and method |
US8846445B2 (en) | 2005-06-14 | 2014-09-30 | Cufer Asset Ltd. L.L.C. | Inverse chip connector |
US20060278986A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Chip capacitive coupling |
US8643186B2 (en) | 2005-06-14 | 2014-02-04 | Cufer Asset Ltd. L.L.C. | Processed wafer via |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US20060281296A1 (en) * | 2005-06-14 | 2006-12-14 | Abhay Misra | Routingless chip architecture |
US20090137116A1 (en) * | 2005-06-14 | 2009-05-28 | Cufer Asset Ltd. L.L.C. | Isolating chip-to-chip contact |
US8232194B2 (en) | 2005-06-14 | 2012-07-31 | Cufer Asset Ltd. L.L.C. | Process for chip capacitive coupling |
US8197627B2 (en) | 2005-06-14 | 2012-06-12 | Cufer Asset Ltd. L.L.C. | Pin-type chip tooling |
US20060281307A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Post-attachment chip-to-chip connection |
US7659202B2 (en) | 2005-06-14 | 2010-02-09 | John Trezza | Triaxial through-chip connection |
US8197626B2 (en) | 2005-06-14 | 2012-06-12 | Cufer Asset Ltd. L.L.C. | Rigid-backed, membrane-based chip tooling |
US8154131B2 (en) | 2005-06-14 | 2012-04-10 | Cufer Asset Ltd. L.L.C. | Profiled contact |
US8093729B2 (en) | 2005-06-14 | 2012-01-10 | Cufer Asset Ltd. L.L.C. | Electrically conductive interconnect system and method |
US20100261297A1 (en) * | 2005-06-14 | 2010-10-14 | John Trezza | Remote chip attachment |
US20100148343A1 (en) * | 2005-06-14 | 2010-06-17 | John Trezza | Side stacking apparatus and method |
US8084851B2 (en) | 2005-06-14 | 2011-12-27 | Cufer Asset Ltd. L.L.C. | Side stacking apparatus and method |
US7847412B2 (en) | 2005-06-14 | 2010-12-07 | John Trezza | Isolating chip-to-chip contact |
US7767493B2 (en) | 2005-06-14 | 2010-08-03 | John Trezza | Post & penetration interconnection |
US20100197134A1 (en) * | 2005-06-14 | 2010-08-05 | John Trezza | Coaxial through chip connection |
US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US7785931B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip-based thermo-stack |
US20060278980A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Patterned contact |
US7785987B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Isolating chip-to-chip contact |
US7808111B2 (en) | 2005-06-14 | 2010-10-05 | John Trezza | Processed wafer via |
US7687400B2 (en) | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
US8053903B2 (en) | 2005-06-14 | 2011-11-08 | Cufer Asset Ltd. L.L.C. | Chip capacitive coupling |
US8067312B2 (en) | 2005-06-14 | 2011-11-29 | Cufer Asset Ltd. L.L.C. | Coaxial through chip connection |
US7851348B2 (en) | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US8021922B2 (en) | 2005-06-14 | 2011-09-20 | Cufer Asset Ltd. L.L.C. | Remote chip attachment |
US20060278331A1 (en) * | 2005-06-14 | 2006-12-14 | Roger Dugas | Membrane-based chip tooling |
US20110212573A1 (en) * | 2005-06-14 | 2011-09-01 | John Trezza | Rigid-backed, membrane-based chip tooling |
US7884483B2 (en) | 2005-06-14 | 2011-02-08 | Cufer Asset Ltd. L.L.C. | Chip connector |
US7919870B2 (en) | 2005-06-14 | 2011-04-05 | Cufer Asset Ltd. L.L.C. | Coaxial through chip connection |
US7932584B2 (en) | 2005-06-14 | 2011-04-26 | Cufer Asset Ltd. L.L.C. | Stacked chip-based system and method |
US7989958B2 (en) | 2005-06-14 | 2011-08-02 | Cufer Assett Ltd. L.L.C. | Patterned contact |
US7942182B2 (en) | 2005-06-14 | 2011-05-17 | Cufer Asset Ltd. L.L.C. | Rigid-backed, membrane-based chip tooling |
US7946331B2 (en) | 2005-06-14 | 2011-05-24 | Cufer Asset Ltd. L.L.C. | Pin-type chip tooling |
US7969015B2 (en) | 2005-06-14 | 2011-06-28 | Cufer Asset Ltd. L.L.C. | Inverse chip connector |
US7404250B2 (en) * | 2005-12-02 | 2008-07-29 | Cisco Technology, Inc. | Method for fabricating a printed circuit board having a coaxial via |
US20070124930A1 (en) * | 2005-12-02 | 2007-06-07 | Cisco Technology, Inc. | Coaxial via in PCB for high-speed signaling designs |
US20070281460A1 (en) * | 2006-06-06 | 2007-12-06 | Cubic Wafer, Inc. | Front-end processed wafer having through-chip connections |
US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US7871927B2 (en) | 2006-10-17 | 2011-01-18 | Cufer Asset Ltd. L.L.C. | Wafer via formation |
US20080090413A1 (en) * | 2006-10-17 | 2008-04-17 | John Trezza | Wafer via formation |
US7670874B2 (en) | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
US20090174079A1 (en) * | 2007-02-16 | 2009-07-09 | John Trezza | Plated pillar package formation |
US7748116B2 (en) | 2007-04-05 | 2010-07-06 | John Trezza | Mobile binding in an electronic connection |
US20080245846A1 (en) * | 2007-04-05 | 2008-10-09 | John Trezza | Heat cycle-able connection |
US7850060B2 (en) | 2007-04-05 | 2010-12-14 | John Trezza | Heat cycle-able connection |
US20080246145A1 (en) * | 2007-04-05 | 2008-10-09 | John Trezza | Mobile binding in an electronic connection |
US7960210B2 (en) | 2007-04-23 | 2011-06-14 | Cufer Asset Ltd. L.L.C. | Ultra-thin chip packaging |
US20090267219A1 (en) * | 2007-04-23 | 2009-10-29 | John Trezza | Ultra-thin chip packaging |
US20080261392A1 (en) * | 2007-04-23 | 2008-10-23 | John Trezza | Conductive via formation |
US20100073894A1 (en) * | 2008-09-22 | 2010-03-25 | Russell Mortensen | Coreless substrate, method of manufacturing same, and package for microelectronic device incorporating same |
US20100163295A1 (en) * | 2008-12-31 | 2010-07-01 | Mihir Roy | Coaxial plated through holes (pth) for robust electrical performance |
US8227706B2 (en) * | 2008-12-31 | 2012-07-24 | Intel Corporation | Coaxial plated through holes (PTH) for robust electrical performance |
US8102058B2 (en) * | 2009-11-12 | 2012-01-24 | Industrial Technology Research Institute | Chip package structure and method for fabricating the same |
US20110108973A1 (en) * | 2009-11-12 | 2011-05-12 | Industrial Technology Research Institute | Chip package structure and method for fabricating the same |
US20130048344A1 (en) * | 2011-08-30 | 2013-02-28 | Star Technologies Inc. | High frequency circuit board |
US9911689B2 (en) | 2013-12-23 | 2018-03-06 | Intel Corporation | Through-body-via isolated coaxial capacitor and techniques for forming same |
WO2015099668A1 (en) * | 2013-12-23 | 2015-07-02 | Intel Corporation | Through-body-via isolated coaxial capacitor and techniques for forming same |
TWI568043B (en) * | 2014-03-18 | 2017-01-21 | 日本麥克隆尼股份有限公司 | Battery |
JPWO2015141107A1 (en) * | 2014-03-18 | 2017-04-06 | 株式会社日本マイクロニクス | battery |
US9275975B2 (en) | 2014-03-28 | 2016-03-01 | Intel Corporation | Electronic package and method of connecting a first die to a second die to form an electronic package |
US9741686B2 (en) | 2014-03-28 | 2017-08-22 | Intel Corporation | Electronic package and method of connecting a first die to a second die to form an electronic package |
US20220386451A1 (en) * | 2016-02-04 | 2022-12-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure having conductor extending along dielectric block |
US11457525B2 (en) | 2016-02-04 | 2022-09-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure having conductor extending along dielectric block |
US11737205B2 (en) * | 2016-02-04 | 2023-08-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure having conductor extending along dielectric block |
US9807867B2 (en) * | 2016-02-04 | 2017-10-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure and method of manufacturing the same |
US20170231083A1 (en) * | 2016-02-04 | 2017-08-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure and method of manufacturing the same |
US10785865B2 (en) | 2016-02-04 | 2020-09-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure and method of manufacturing the same |
US10692823B2 (en) * | 2016-05-10 | 2020-06-23 | Sony Corporation | Semiconductor device, semiconductor device manufacturing method, and electronic device |
US20190131258A1 (en) * | 2016-05-10 | 2019-05-02 | Sony Corporation | Semiconductor device, semiconductor device manufacturing method, and electronic device |
US11706871B2 (en) | 2018-03-15 | 2023-07-18 | Huawei Technologies Co., Ltd. | Connection plate, circuit board assembly, and electronic device |
EP3843367A4 (en) * | 2018-10-26 | 2021-12-01 | Samsung Electronics Co., Ltd. | Substrate connection member comprising substrate having opening part, which encompasses region in which through wire is formed, and conductive member formed on side surface of opening part, and electronic device comprising same |
KR20200047050A (en) * | 2018-10-26 | 2020-05-07 | 삼성전자주식회사 | Electronic device and substrate connecting member comprising opening surrounding region where through wiring is formed and substrate having conductive member formed on the side of the opening |
US11690179B2 (en) | 2018-10-26 | 2023-06-27 | Samsung Electronics Co., Ltd. | Substrate connection member comprising substrate having opening part, which encompasses region in which through wire is formed, and conductive member formed on side surface of opening part, and electronic device comprising same |
KR102611780B1 (en) | 2018-10-26 | 2023-12-11 | 삼성전자 주식회사 | Electronic device and substrate connecting member comprising opening surrounding region where through wiring is formed and substrate having conductive member formed on the side of the opening |
US11818841B2 (en) | 2021-04-26 | 2023-11-14 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
CN1306601C (en) | 2007-03-21 |
JP3495727B2 (en) | 2004-02-09 |
US7033934B2 (en) | 2006-04-25 |
US20040238949A1 (en) | 2004-12-02 |
KR20030038445A (en) | 2003-05-16 |
TW200300282A (en) | 2003-05-16 |
CN1417856A (en) | 2003-05-14 |
JP2003142627A (en) | 2003-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7033934B2 (en) | Method of production of semiconductor package | |
US8269342B2 (en) | Semiconductor packages including heat slugs | |
US6446317B1 (en) | Hybrid capacitor and method of fabrication therefor | |
JP3995596B2 (en) | Multistage array capacitor and manufacturing method thereof | |
US6700076B2 (en) | Multi-layer interconnect module and method of interconnection | |
JP4498258B2 (en) | Coil package | |
KR100511814B1 (en) | Low cost, large scale rf hybrid package for simple assembly onto mixed signal printed wiring boards | |
KR100726458B1 (en) | Printed circuit board assembly | |
US20020027020A1 (en) | Through-hole structure and printed circuit board including the through-hole structure | |
US6556453B2 (en) | Electronic circuit housing with trench vias and method of fabrication therefor | |
EP1104026B1 (en) | Ground plane for a semiconductor chip | |
US6528871B1 (en) | Structure and method for mounting semiconductor devices | |
JP2004531049A (en) | Capacitor having extended surface land and method of manufacturing the same | |
US20220029265A1 (en) | Transmission line and method for manufacturing transmission line | |
JP3313250B2 (en) | Substrate for mounting high frequency devices | |
JP4249601B2 (en) | Wiring board | |
US7132748B2 (en) | Semiconductor apparatus | |
JPS63318802A (en) | Integrated circuit package | |
JP2018181987A (en) | Multilayer wiring board | |
JPH02234501A (en) | Connection structure between strip line and coaxial connector | |
JPS62119949A (en) | Package for semiconductor device | |
CN115884491A (en) | Connecting structure and manufacturing method thereof | |
JP2002057266A (en) | Electric or opto-electric component with plastic packaging, and method for varying impedance of terminal lead of such component | |
JP3939511B2 (en) | Leadless chip carrier | |
JP4768292B2 (en) | Package substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHINKO ELECTRIC INDUSTRIES, CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IIJIMA, TAKAHIRO;ROKUGAWA, AKIO;REEL/FRAME:013436/0460 Effective date: 20021010 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |