US20020048941A1 - Process for producing semiconductor integrated circuit device - Google Patents
Process for producing semiconductor integrated circuit device Download PDFInfo
- Publication number
- US20020048941A1 US20020048941A1 US09/987,850 US98785001A US2002048941A1 US 20020048941 A1 US20020048941 A1 US 20020048941A1 US 98785001 A US98785001 A US 98785001A US 2002048941 A1 US2002048941 A1 US 2002048941A1
- Authority
- US
- United States
- Prior art keywords
- dielectric
- integrated circuit
- circuit device
- producing
- semiconductor integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims description 134
- 238000000034 method Methods 0.000 title claims description 101
- 230000008569 process Effects 0.000 title claims description 79
- 239000003990 capacitor Substances 0.000 claims abstract description 33
- 230000015654 memory Effects 0.000 claims description 45
- 238000000151 deposition Methods 0.000 claims description 32
- 239000002245 particle Substances 0.000 claims description 26
- 239000000463 material Substances 0.000 claims description 23
- 239000000203 mixture Substances 0.000 claims description 20
- 239000011261 inert gas Substances 0.000 claims description 19
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 15
- 239000000126 substance Substances 0.000 claims description 15
- 150000002500 ions Chemical class 0.000 claims description 14
- 238000000137 annealing Methods 0.000 claims description 7
- 238000005498 polishing Methods 0.000 claims description 6
- 229910003781 PbTiO3 Inorganic materials 0.000 claims description 5
- 229910002370 SrTiO3 Inorganic materials 0.000 claims description 5
- 229910002113 barium titanate Inorganic materials 0.000 claims description 5
- 239000007789 gas Substances 0.000 claims description 5
- 229910052697 platinum Inorganic materials 0.000 claims description 5
- 229910052741 iridium Inorganic materials 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 3
- 229910052707 ruthenium Inorganic materials 0.000 claims description 3
- 238000005477 sputtering target Methods 0.000 claims 12
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 claims 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims 2
- 229910001882 dioxygen Inorganic materials 0.000 claims 2
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 claims 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims 1
- 239000010931 gold Substances 0.000 claims 1
- 229910052762 osmium Inorganic materials 0.000 claims 1
- SYQBFIAQOQZEGI-UHFFFAOYSA-N osmium atom Chemical compound [Os] SYQBFIAQOQZEGI-UHFFFAOYSA-N 0.000 claims 1
- 229910052702 rhenium Inorganic materials 0.000 claims 1
- WUAPFZMCVAUBPE-UHFFFAOYSA-N rhenium atom Chemical compound [Re] WUAPFZMCVAUBPE-UHFFFAOYSA-N 0.000 claims 1
- 229910052703 rhodium Inorganic materials 0.000 claims 1
- 239000010948 rhodium Substances 0.000 claims 1
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 claims 1
- 239000010408 film Substances 0.000 abstract description 147
- 239000010409 thin film Substances 0.000 abstract description 54
- 238000004544 sputter deposition Methods 0.000 abstract description 36
- 230000010287 polarization Effects 0.000 abstract description 15
- 230000015572 biosynthetic process Effects 0.000 abstract description 11
- 239000000758 substrate Substances 0.000 description 45
- 239000013078 crystal Substances 0.000 description 26
- 229910052760 oxygen Inorganic materials 0.000 description 17
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 16
- 238000003860 storage Methods 0.000 description 16
- 239000001301 oxygen Substances 0.000 description 15
- 238000005530 etching Methods 0.000 description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 10
- 229920002120 photoresistant polymer Polymers 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 7
- 239000003989 dielectric material Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 230000002093 peripheral effect Effects 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 229910052718 tin Inorganic materials 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- 229910052719 titanium Inorganic materials 0.000 description 6
- 230000008021 deposition Effects 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 239000012467 final product Substances 0.000 description 5
- 239000000470 constituent Substances 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 4
- 238000005245 sintering Methods 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- HTXDPTMKBJXEOW-UHFFFAOYSA-N iridium(IV) oxide Inorganic materials O=[Ir]=O HTXDPTMKBJXEOW-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910002785 ReO3 Inorganic materials 0.000 description 2
- 229910019834 RhO2 Inorganic materials 0.000 description 2
- KZYDBKYFEURFNC-UHFFFAOYSA-N dioxorhodium Chemical compound O=[Rh]=O KZYDBKYFEURFNC-UHFFFAOYSA-N 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000007731 hot pressing Methods 0.000 description 2
- 238000012856 packing Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- YSZJKUDBYALHQE-UHFFFAOYSA-N rhenium trioxide Chemical compound O=[Re](=O)=O YSZJKUDBYALHQE-UHFFFAOYSA-N 0.000 description 2
- 239000007858 starting material Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- 229910002938 (Ba,Sr)TiO3 Inorganic materials 0.000 description 1
- QNRATNLHPGXHMA-XZHTYLCXSA-N (r)-(6-ethoxyquinolin-4-yl)-[(2s,4s,5r)-5-ethyl-1-azabicyclo[2.2.2]octan-2-yl]methanol;hydrochloride Chemical compound Cl.C([C@H]([C@H](C1)CC)C2)CN1[C@@H]2[C@H](O)C1=CC=NC2=CC=C(OCC)C=C21 QNRATNLHPGXHMA-XZHTYLCXSA-N 0.000 description 1
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000002441 X-ray diffraction Methods 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- RKTYLMNFRDHKIL-UHFFFAOYSA-N copper;5,10,15,20-tetraphenylporphyrin-22,24-diide Chemical compound [Cu+2].C1=CC(C(=C2C=CC([N-]2)=C(C=2C=CC=CC=2)C=2C=CC(N=2)=C(C=2C=CC=CC=2)C2=CC=C3[N-]2)C=2C=CC=CC=2)=NC1=C3C1=CC=CC=C1 RKTYLMNFRDHKIL-UHFFFAOYSA-N 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000002360 explosive Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- ZZUFCTLCJUWOSV-UHFFFAOYSA-N furosemide Chemical compound C1=C(Cl)C(S(=O)(=O)N)=CC(C(O)=O)=C1NCC1=CC=CO1 ZZUFCTLCJUWOSV-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 229910052745 lead Inorganic materials 0.000 description 1
- 238000005551 mechanical alloying Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 150000003961 organosilicon compounds Chemical class 0.000 description 1
- XSXHWVKGUXMUQE-UHFFFAOYSA-N osmium dioxide Inorganic materials O=[Os]=O XSXHWVKGUXMUQE-UHFFFAOYSA-N 0.000 description 1
- 239000005360 phosphosilicate glass Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/08—Oxides
- C23C14/088—Oxides of the type ABO3 with A representing alkali, alkaline earth metal or Pb and B representing a refractory or rare earth metal
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
- C23C14/34—Sputtering
- C23C14/3407—Cathode assembly for sputtering apparatus, e.g. Target
- C23C14/3414—Metallurgical or chemical aspects of target preparation, e.g. casting, powder metallurgy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02266—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
Definitions
- the present invention relates to a process for producing a semiconductor integrated circuit device, and particularly to a technology effectively applicable to the production of a semiconductor memory device wherein the capacitive insulating films of capacitors are formed of a high-dielectric material or a ferroelectric material.
- a DRAM dynamic random access memory
- a high-dielectric material of at least 20 in relative dielectric constant such as Ta 2 O 5 or BST [(Ba,Sr)TiO 3 ]
- a ferroelectric material in excess of 100 in relative dielectric constant such as PZT (PbZr x Ti l-x O 3 ), PLT (PbLa x Ti l-x O 3 ), PLZT, PbTiO 3 , SrTiO 3 , or BaTiO 3 in constituting a DRAM as a countermeasure for making up for a recent decrease in the amount of electric charge storable in a capacitor in keeping with the miniaturization of a memory cell.
- ferroelectric RAM wherein the polarization inversion of the ferroelectric material mentioned above is utilized for holding memories is in progress.
- the ferroelectric RAM is expected to be utilizable as a substitute for a flash memory or EEPROM since it permits frequent data rewriting and has a high rewriting speed.
- the ferroelectric RAM is also expected to be utilizable as a substitute for an SRAM for the backup of a battery used in a memory card or the like since it is reduced in electric current consumption and so simple in memory cell structure as to permit high-level integration.
- One method of forming a thin film of a high-dielectric or ferroelectric material is a sputtering method wherein an inert gas such as Ar (argon) is impinged against a target made of a hot-pressed sinter of a film-forming material to release clusters of the film-forming material, which are then deposited on a substrate disposed facing the target.
- Ar argon
- a target constituted of a high-dielectric or ferroelectric material particularly a double oxide having a perovskite crystal structure, examples of which include PZT, PLT, and PLZT
- the above patent gazette also discloses a method wherein the oxygen content of a target is decreased to a value lower than that of the stoichiometric composition to control the oxygen content of the film composition.
- a target produced by this method is formed into a film by sputtering in an inert gas atmosphere or an oxygen atmosphere, followed by annealing at a temperature of 400 to 700° C. if necessary.
- Japanese Patent Laid-Open No. 18,427/1995 and Japanese Patent Laid-Open No. 18,428/1995 both directed to an improvement in a sputtering Pb-containing perovskite crystal target such as PZT, PLT or PLZT disclose the technique of decreasing the localized variation of the Pb content in a thin ferroelectric film, wherein a Pb-containing double oxide and extra PbO which accounts for 5 to 40 wt. % of the whole body are hot-pressed and sintered to produce a target, provided that the extra PbO is mainly constituted of PbO having a tetragonal or rhombic crystal structure.
- a countermeasure to this as introduced by the above-mentioned document is multi-component sputtering equipment wherein a PZT target and a PbO target are simultaneously sputtered to compensate for re-evaporated Pb by PbO, and a method wherein a thin film having a pyrochlore structure is formed by keeping the temperature of a substrate low during sputtering and then annealed to convert that structure into a perovskite structure.
- An object of the present invention is to provide a technology according to which a high-dielectric or ferroelectric thin film improved in dielectric constant, residual dielectric polarization, hysteresis characteristics, etc. can be obtained.
- the process for producing a semiconductor integrated circuit device comprises the use of a target having a density of at least 90% of the theoretical value in forming a high-dielectric thin film or a ferroelectric thin film over a substrate by sputtering.
- the process for producing a semiconductor integrated circuit device according to the present invention comprises:
- the process for producing a semiconductor integrated circuit device according to the present invention comprises:
- first and second conducting films are made of one or more metals and/or metal oxides selected from the group consisting of Pt, Ir, IrO 2 , Rh, RhO 2 , Os, OsO 2 , Ru, RuO 2 , Re, ReO 3 , Pd, and Au.
- ferroelectric thin film is made of a ferroelectric material having a perovskite crystal structure and selected from the group consisting of PZT, PLT, PLZT, SBT, PbTiO 3 , SrTiO 3 , and BaTiO 3 .
- FIG. 1 is a plan view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 4 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 8 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 9 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 10 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 11 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 19 is a graph showing the hysteresis curves of PZT films
- FIG. 20 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 21 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention
- FIG. 23 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention.
- a first feature of this planar layout is that one plate electrode 26 is disposed per two wordlines WL.
- This layout can diminish the capacity of the plate electrode 26 to facilitate the control of the potential of the plate electrode 26 with peripheral circuits.
- the number of the plate electrodes 26 may alternatively be such as to be either one per wordline WL or one per three wordlines WL. As the number of the plate electrodes 26 is increased as against the number of the wordlines WL, however, the level of integration can hardly be raised. On the other hand, as the number of the plate electrodes 26 is decreased as against the number of the wordlines WL, the capacity of each plate electrode 26 is so increased that the control thereof with peripheral circuits becomes difficult.
- the optimum number of the plate electrodes 26 is varied depending on the use of the DRAM (ferroelectric RAM).
- a p-type dopant (B) is ion-implanted into the p-type well 3 to form a p-type channel stopper layer 4 , and a gate oxide film 5 is then formed on the surface of the active region of the p-type well 3 surrounded by the field oxide film 2 according to a thermal oxidation method.
- the gate electrodes 6 (wordlines WL) of the memory cell selection MISFETs are then formed as shown in FIG. 3.
- the gate electrodes 6 (wordlines WL) are formed, for example, according to a procedure comprising depositing a polycrystalline silicon film over the semiconductor substrate 1 by CVD, then depositing a TiN film and a W film by sputtering, and further depositing a silicon nitride film 7 as a cap insulating film by plasma CVD, and then patterning these films by etching using a photoresist as a mask.
- the polycrystalline silicon film that constitutes a part of each gate electrode 6 (wordline WL) is doped with an n-type dopant (P) to lower the resistance thereof.
- side wall spacers 9 are then formed on the side walls of the gate electrodes 6 (wordlines WL).
- the side wall spacers 9 are formed according to a procedure comprising depositing a silicon nitride film over the gate electrodes 6 (wordlines WL) by plasma CVD and then processing the silicon nitride film by anisotropic etching.
- a polycrystalline silicon film 12 is then deposited over the BPSG film 11 by CVD, followed by the etching of the polycrystalline silicon film 12 , the BPSG film 11 , the silicon oxide film 10 and the gate oxide film 5 by using a photoresist as a mask, whereby a connecting hole 13 is formed over one (n-type semiconductor region 8 ) of the source and drain regions of each memory cell selection MISFET while forming a connecting hole 14 over the other one (n-type semiconductor region 8 ).
- the silicon nitride films 7 formed over the gate electrodes 6 (wordlines WL) of the memory cell selection MISFETs and the silicon nitride side wall spacers 9 formed on the side walls thereof are only slightly etched to enable the connecting holes 13 and 14 of a minute diameter to be formed by self alignment even without providing a room for aligning the connecting holes 13 , 14 with the gate electrodes 6 (wordlines WL).
- polycrystalline silicon plugs 15 are then embedded in the connecting holes 13 , 14 .
- These plugs 15 are formed according to a procedure comprising depositing a polycrystalline silicon film over polycrystalline silicon films 12 as mentioned above by CVD, and etching back this polycrystalline silicon film and the polycrystalline silicon films 12 to remove them.
- the polycrystalline silicon film that constitutes the plugs 15 is doped with an n-type dopant (P).
- the plugs 15 may alternatively be formed by embedding, for example, TiN, W, Ti or Ta instead of the polycrystalline silicon.
- bitlines BL are formed over the connecting holes 14 , as shown in FIG. 10.
- the bitlines BL are formed according to a procedure comprising depositing a TiN film and a W film over the silicon oxide film 16 by sputtering, further depositing a silicon nitride film 17 as a cap insulating film by plasma CVD, and then patterning these films by etching using a photoresist as a mask.
- side wall spacers 18 are then formed on the side walls of the bitlines BL.
- the side wall spacers 18 are formed according to a procedure comprising depositing a silicon nitride film over the bitlines BL by plasma CVD and then processing it by anisotropic etching.
- plugs 21 are embedded in the connecting holes 20 .
- the plugs 21 are formed according to a procedure comprising depositing a TiN film and a W film over the BPSG films 19 , for example, by sputtering, and then etching back these films.
- the plugs 21 may be formed by embedding polycrystalline silicone, TiN, W, Ti, Ta, etc.
- a PZT film 24 as one kind of ferroelectric film is then deposited over the Pt film 23 a.
- FIG. 16 is a constitutional diagram of the essential part of the sputtering equipment for use in the deposition of the PZT film 24 .
- a discoid packing plate 102 as a target holding means and a stage 104 connected to an RF power source 103 are disposed facing each other inside a chamber 101 as the treatment chamber of this sputtering equipment 100 .
- a target 105 made of a hot-pressed PZT sinter is attached to the lower surface of the packing plate 102 .
- a semiconductor substrate (wafer) 1 is mounted on the upper surface of the stage 104 .
- the conditions of formation of the PZT film 24 are, by way of example, such that the substrate temperature is room temperature, the pressure in the chamber is 5 to 10 mTorr, the Ar flow rate is 10 to 30 sccm, the RF power is 1 kW, and the gap between the target and the substrate is 50 mm, while the thickness of the PZT film 24 thus formed is about 250 nm.
- FIG. 17 is a model diagram showing the perovskite crystal structure of PZT.
- a unit cell of this perovskite crystal is in the form of an octagon wherein a Ti (or Zr) atom is disposed at the center (B site) thereof, Pb atoms are respectively disposed at the eight vertices (A sites) thereof, and 0 (oxygen) atoms are respectively disposed at the centers of the eight faces thereof.
- Polarization occurs by the displacement of the Ti (Zr) disposed at the B site when a predetermined voltage is applied along the direction of the c axis, which is a polarization axis.
- PZT is always liable to undergo an oxygen defect because it takes a perovskite crystal structure including much O (oxygen). Further, the formed film has such a feature that PbO is liable to come off the crystal when the film is treated at a high temperature (at least 850° C.).
- the target 105 to be used in this embodiment has a density of at least 90% of the theoretical density of the foregoing perovskite crystal.
- the density of the target can be calculated in the following manner:
- FIG. 18 is a graph showing the relationship between the density of a target and the residual dielectric polarization of a PZT film
- FIG. 19 is a graph showing the hysteresis curves of PZT films.
- the PZT films formed using high-density targets each having a density of at least 90% are increased in the value of the residual dielectric polarization (2Pr) as compared with the PZT films formed using low-density targets each having a density lower than 90%, thus being improved in electrical property.
- the PZT film formed using a high-density target is improved in hysteresis characteristics as compared with the PZT film formed using a low-density target, whereby a high value of residual dielectric polarization (2Pr) can be obtained even at a low potential.
- the capacitive insulating film of a capacitor is formed using a target made of a high-dielectric material such as Ta 2 O 5 or BST, or a variety of ferroelectric material such as PLT (PbLa x Ti 1-X O 3 ), PLZT (PbLa Y Zr x Ti 1-X O 3 ), SBT (Sr x Bi Y TaO), PbTiO 3 , SrTiO 3 or BaTiO 3 .
- a target made of a high-dielectric material such as Ta 2 O 5 or BST
- ferroelectric material such as PLT (PbLa x Ti 1-X O 3 ), PLZT (PbLa Y Zr x Ti 1-X O 3 ), SBT (Sr x Bi Y TaO), PbTiO 3 , SrTiO 3 or BaTiO 3 .
- Targets produced by the molecular beam epitaxial growth method capable of facilitating the formation of high-quality crystals besides the ordinary hot-pressing (sintering under high-temperature high-pressure sintering) method are suitable as the target to be used in this embodiment of the present invention. It is also possible to apply the plasma sintering method, the explosive sintering method, the laser ablation method, etc.
- the aforementioned PZT film 24 is annealed in an oxygen atmosphere at 500 to 800° C. to grow fine clusters into crystal grains. Thereafter, a Pt film 25 a of about 100 nm in thickness is deposited over the PZT film 24 , as shown in FIG. 20. Subsequently, the Pt film 25 a, the PZT film 24 , the Pt film 23 a and the barrier metal 22 are dry-etched using a photoresist formed over the Pt film 25 a as a mask to form capacitors C each comprising a barrier metal 22 , a lower electrode 23 , a PZT film 24 and an upper electrode 25 as shown in FIG. 21.
- RuO 2 , IrO 2 , etc. a thin film having a good coverage can be formed through the deposition thereof by MOCVD. Further, the deposition of Ru, Ir or the like, each having high barrier properties against oxygen, over the above-mentioned thin film can improve the oxidation resistance of the film. If the oxidation in the interfaces of the capacitive insulating films can be suppressed, W, Al, TiN, Ta, Cu, Ag, or a laminated film or the like thereof may alternatively be used as the upper electrode material.
- a reflowable insulating film 28 such as a BPSG film is then deposited for the protection of the capacitors C, and the surface thereof is then leveled by chemical mechanical polishing (CMP) to expose the surface of each upper electrode 25 .
- CMP chemical mechanical polishing
- the insulating film 28 may be deposited after the deposition of a thin film made of an oxide of Ti, Sr, Ba or the like, each having a good affinity for the constituent material of the capacitors C.
- a CVD silicon oxide film formed using an organosilicon compound gas may alternatively be used instead of the reflowable insulating film 28 .
- An organic insulating material such as a polyimide resin may also alternatively be used.
- the insulating film may be leveled by etching back instead of CMP, and may be dispensed with particularly in the case where a difference in level due to the capacitors is small.
- plate electrodes 26 each common to a plurality of memory cells are then formed over the insulating film 28 .
- Various conducting materials used in the conventional silicon LSI processes such as a polycrystalline silicon film, a W film, etc., can be used as the material of the plate electrodes.
- a conducting material capable of forming a film by sputtering When the underlying layer has been sufficiently leveled, use is made of a conducting material capable of forming a film by sputtering. On the other hand, when the underlying layer has a difference in level, use is made of a conducting material capable of forming a film by CVD.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Power Engineering (AREA)
- Materials Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Organic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Optics & Photonics (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Physical Vapour Deposition (AREA)
- Formation Of Insulating Films (AREA)
- Non-Volatile Memory (AREA)
Abstract
In order to improve the dielectric constant, residual dielectric polarization, hysteresis characteristics, etc. of a high-dielectric or ferroelectric thin film for use in the formation of capacitive insulating films of capacitors of a DRAM or a ferroelectric RAM, a target having a density of at least 90% of the theoretical value is used in forming, by sputtering, a high-dielectric or ferroelectric thin film for use in the formation of capacitive insulating films of capacitors of a DRAM or a ferroelectric RAM.
Description
- This application is a Continuation of application Ser. No. 09/906,102, filed Aug. 5, 1997, the contents of which are incorporated herein by reference.
- The present invention relates to a process for producing a semiconductor integrated circuit device, and particularly to a technology effectively applicable to the production of a semiconductor memory device wherein the capacitive insulating films of capacitors are formed of a high-dielectric material or a ferroelectric material.
- A DRAM (dynamic random access memory) has become the mainstream of large-capacity semiconductor memory devices since it is so simple in memory cell structure as to be easily miniaturized. It is under investigation to use a high-dielectric material of at least 20 in relative dielectric constant, such as Ta2O5 or BST [(Ba,Sr)TiO3], or a ferroelectric material in excess of 100 in relative dielectric constant, such as PZT (PbZrxTil-xO3), PLT (PbLaxTil-xO3), PLZT, PbTiO3, SrTiO3, or BaTiO3 in constituting a DRAM as a countermeasure for making up for a recent decrease in the amount of electric charge storable in a capacitor in keeping with the miniaturization of a memory cell.
- On the other hand, in the field of nonvolatile memories, the development of a ferroelectric RAM wherein the polarization inversion of the ferroelectric material mentioned above is utilized for holding memories is in progress. The ferroelectric RAM is expected to be utilizable as a substitute for a flash memory or EEPROM since it permits frequent data rewriting and has a high rewriting speed. Moreover, the ferroelectric RAM is also expected to be utilizable as a substitute for an SRAM for the backup of a battery used in a memory card or the like since it is reduced in electric current consumption and so simple in memory cell structure as to permit high-level integration.
- One method of forming a thin film of a high-dielectric or ferroelectric material is a sputtering method wherein an inert gas such as Ar (argon) is impinged against a target made of a hot-pressed sinter of a film-forming material to release clusters of the film-forming material, which are then deposited on a substrate disposed facing the target. In a sputtering method wherein use is made of a target constituted of a high-dielectric or ferroelectric material, particularly a double oxide having a perovskite crystal structure, examples of which include PZT, PLT, and PLZT, however, it is known that the formation of a thin film having a stable composition is difficult for various reasons.
- For example, in Japanese Patent Laid-Open No. 249,278/1990, it is pointed out that a thin film of a ferroelectric material having a perovskite crystal structure such as PZT, when formed by sputtering, is liable to the shortage of oxygen in the thin film. A countermeasure to this as disclosed in the above patent gazette is a method wherein a thin film of a ferroelectric material is formed over a substrate by sputtering and then annealed in high-pressure oxygen to effect oxygen uptake into the film to thereby obtain a dense thin film close to the stoichiometric composition and improved in the degree of orientation.
- In Japanese Patent Laid-Open No. 272,033/1994 directed to a process for producing a PZT or PLZT target, it is pointed out that an attempt to make the crystal structure of a target homogeneous and fine for the purpose of decreasing the amount of the formed particles causative of short circuit and disconnection of wirings in an LSI complicates the step of hot-pressing a starting material powder to form the target, whereby there arise the problems of contamination of oxygen, etc. with impurities and a lot-to-lot variation of oxygen concentration. A countermeasure to this as disclosed in the above patent gazette is the technique of forming a target using a starting material powder of a comparatively large particle size obtained by mechanical alloying.
- The above patent gazette also discloses a method wherein the oxygen content of a target is decreased to a value lower than that of the stoichiometric composition to control the oxygen content of the film composition. A target produced by this method is formed into a film by sputtering in an inert gas atmosphere or an oxygen atmosphere, followed by annealing at a temperature of 400 to 700° C. if necessary.
- Japanese Patent Laid-Open No. 18,427/1995 and Japanese Patent Laid-Open No. 18,428/1995 both directed to an improvement in a sputtering Pb-containing perovskite crystal target such as PZT, PLT or PLZT disclose the technique of decreasing the localized variation of the Pb content in a thin ferroelectric film, wherein a Pb-containing double oxide and extra PbO which accounts for 5 to 40 wt. % of the whole body are hot-pressed and sintered to produce a target, provided that the extra PbO is mainly constituted of PbO having a tetragonal or rhombic crystal structure.
- In “KYOYUDENTAI HAKUMAKU MEMORY (THIN FERROELECTRIC FILM MEMORY” pp. 187-193, published by Kabushiki Kaisha Science Forum on Jun. 30, 1995, it is pointed out that the formation of a thin PZT-sputtered film involves re-evaporation of Pb due to the temperature or resputtering to present the problem of failure in obtaining a thin film having a stoichiometric composition. A countermeasure to this as introduced by the above-mentioned document is multi-component sputtering equipment wherein a PZT target and a PbO target are simultaneously sputtered to compensate for re-evaporated Pb by PbO, and a method wherein a thin film having a pyrochlore structure is formed by keeping the temperature of a substrate low during sputtering and then annealed to convert that structure into a perovskite structure.
- Although various methods of attaining an improvement have been proposed because a thin film having a stable composition can hardly be obtained by sputtering using a target made of a high-dielectric or ferroelectric material, particularly a double oxide having a perovskite crystal structure, the fact is that a sputtering method capable of providing a high-dielectric or ferroelectric thin film endowed with desired properties (e.g., dielectric constant, residual dielectric polarization, hysteresis characteristics, etc.) has not been developed yet.
- An object of the present invention is to provide a technology according to which a high-dielectric or ferroelectric thin film improved in dielectric constant, residual dielectric polarization, hysteresis characteristics, etc. can be obtained.
- The foregoing and other objects and novel features of the present invention will become apparent from the description of the specification taken in connection with the accompanying drawings.
- The following brief description will be made of the outlines of representative embodiments of the invention disclosed in the instant application.
- (1) The process for producing a semiconductor integrated circuit device according to the present invention comprises the use of a target having a density of at least 90% of the theoretical value in forming a high-dielectric thin film or a ferroelectric thin film over a substrate by sputtering.
- (2) The process for producing a semiconductor integrated circuit device according to the present invention comprises:
- (a) installing a target made of a high-dielectric material or a ferroelectric material and having a density of at least 90% of the theoretical value in a target retainer portion provided in the treatment chamber of sputtering equipment, and disposing a substrate in such a way that it faces the target;
- (b) applying an RF bias to the substrate while introducing an inert gas into the treatment chamber reduced in pressure to a predetermined degree of vacuum; and
- (c) forming a plasma between the target and the substrate and impinging ions of the inert gas formed by the discharge of the plasma against the target to deposit clusters of the high-dielectric material or the ferroelectric material released from the surface of the target over the substrate to thereby form a high-dielectric thin film or a ferroelectric thin film over the substrate.
- (3) The process for producing a semiconductor integrated circuit device according to the present invention comprises:
- (a) depositing a first conducting film over a principal plane of a wafer for use in the production of a semiconductor integrated circuit device;
- (b) depositing a high-dielectric thin film or a ferroelectric thin film over the wafer having the first conducting film deposited thereover by sputtering using a target having a density of at least 90% of the theoretical value;
- (c) depositing a second conducting film over the wafer having the high-dielectric thin film or the ferroelectric thin film deposited thereover; and
- (d) sequentially etching the second conducting film, the high-dielectric thin film or the ferroelectric thin film, and the first conducting film by using a photoresist as a mask to form capacitors.
- Some other embodiments of the present invention involved in the instant application will be exemplified in the following itemized form:
- 1. The process for producing a semiconductor integrated circuit device, wherein a target having a density of at least 90% of the theoretical value is used in forming a high-dielectric thin film or a ferroelectric thin film over a substrate by sputtering.
- 2. The process for producing a semiconductor integrated circuit device as set forth in the
above item 1, wherein the relative dielectric constant of the high-dielectric thin film is at least 20. - 3. The process for producing a semiconductor integrated circuit device as set forth in the
above item 1, wherein the relative dielectric constant of the ferroelectric thin film is at least 100. - 4. The process for producing a semiconductor integrated circuit device as set forth in the
above item 1, wherein the ferroelectric thin film substantially has a perovskite crystal structure. - 5. The process for producing a semiconductor integrated circuit device as set forth in the
above item 1, wherein the ferroelectric thin film is electrically capable of polarization inversion. - 6. The process for producing a semiconductor integrated circuit device, comprising:
- (a) installing a target made of a high-dielectric material or a ferroelectric material and having a density of at least 90% of the theoretical value in a target holding means provided in the treatment chamber of sputtering equipment, and disposing a substrate in such a way that it faces the target;
- (b) applying an RF bias to the substrate while introducing an inert gas into the treatment chamber reduced in pressure to a predetermined degree of vacuum; and
- (c) forming a plasma between the target and the substrate and impinging ions of the inert gas formed by the discharge of the plasma against the target to deposit clusters of the high-dielectric material or the ferroelectric material released from the surface of the target over the substrate to thereby form a high-dielectric thin film or a ferroelectric thin film over the substrate.
- 7. The process for producing a semiconductor integrated circuit device as set forth in the
above item 6, wherein the ferroelectric thin film substantially has a perovskite crystal structure. - 8. The process for producing a semiconductor integrated circuit device, comprising:
- (a) depositing a first conducting film over a principal plane of a wafer for use in the production of a semiconductor integrated circuit device;
- (b) depositing a high-dielectric thin film or a ferroelectric thin film over the wafer having the first conducting film deposited thereover by sputtering using a target having a density of at least 90% of the theoretical value;
- (c) depositing a second conducting film over the wafer having the high-dielectric thin film or the ferroelectric thin film deposited thereover; and
- (d) sequentially etching the second conducting film, the high-dielectric thin film or the ferroelectric thin film, and the first conducting film by using a photoresist as a mask to form capacitors.
- 9. The process for producing a semiconductor integrated circuit device as set forth in the
above item 8, wherein the capacitors are each a capacitor of a memory cell of a DRAM. - 10. The process for producing a semiconductor integrated circuit device as set forth in the
above item 8, wherein the capacitors are each a capacitor of a memory cell of a ferroelectric RAM. - 11. The process for producing a semiconductor integrated circuit device as set forth in the
above item 10, wherein the memory cell of the ferroelectric RAM comprises one MISFET and one of the capacitors. - 12. The process for producing a semiconductor integrated circuit device as set forth in the
above item 8, wherein the first and second conducting films are made of one or more metals and/or metal oxides selected from the group consisting of Pt, Ir, IrO2, Rh, RhO2, Os, OsO2, Ru, RuO2, Re, ReO3, Pd, and Au. - 13. The process for producing a semiconductor integrated circuit device as set forth in the
above item 8, wherein the ferroelectric thin film is made of a ferroelectric material having a perovskite crystal structure and selected from the group consisting of PZT, PLT, PLZT, SBT, PbTiO3, SrTiO3, and BaTiO3. - 14. The process for producing a semiconductor integrated circuit device as set forth in the
above item 8, wherein the high-dielectric thin film or the ferroelectric thin film is annealed in an oxygen atmosphere after the deposition thereof. - 15. The process for producing a semiconductor integrated circuit device, comprising:
- (a) preparing a wafer for use in the production of a semiconductor integrated circuit device, wherein a part or the whole of each of a plurality of semiconductor elements is formed on the first principal plane side of the wafer; and
- (b) forming a high-dielectric thin film or a ferroelectric thin film, which is to constitute dielectric films for information storage in a volatile or nonvolatile memory, over the first principal plane of the wafer either directly or with a plurality of intermediate films therebetween by sputtering using a target having a density of as high as at least 90% of the theoretical density at least in the portion thereof subject to sputtering.
- 16. The process for producing a semiconductor integrated circuit device as set forth in the
above item 15, wherein the dielectric film for information storage has a relative dielectric constant of at least 20 in the final product. - 17. The process for producing a semiconductor integrated circuit device as set forth in the
above item 16, wherein the dielectric film for information storage substantially has a perovskite structure. - 18. The process for producing a semiconductor integrated circuit device, comprising:
- (a) preparing a wafer for use in the production of a semiconductor integrated circuit device, wherein a part or the whole of each of a plurality of semiconductor elements is formed on the first principal plane side of the wafer;
- (b) forming a conducting film, which constitutes a lower electrode of a capacitive element for information storage in a volatile or nonvolatile memory, over the first principal plane of the wafer either directly or with a plurality of intermediate films therebetween;
- (c) forming a high-dielectric or ferroelectric thin film, which constitutes a film of a capacitive element for information storage in a volatile or nonvolatile memory, over the first principal plane of the wafer having the lower electrode formed thereover either directly or with a plurality of intermediate films therebetween by sputtering using a target having a density of as high as at least 90% of the theoretical density at least in the portion thereof subject to sputtering; and
- (d) forming a conducting film, which constitutes an upper electrode of a capacitive element for information storage in a volatile or nonvolatile memory, over the first principal plane of the wafer having the dielectric film formed thereover either directly or with a plurality of intermediate films therebetween.
- 19. The process for producing a semiconductor integrated circuit device as set forth in the
above item 18, wherein the dielectric film for information storage has a relative dielectric constant of at least 20 in the final product. - 20. The process for producing a semiconductor integrated circuit device as set forth in the
above item 19, wherein the dielectric film for information storage substantially has a perovskite structure. - 21. The process for producing a semiconductor integrated circuit device, comprising:
- (a) preparing a wafer for use in the production of a semiconductor integrated circuit device, wherein a part or the whole of each of a plurality of semiconductor elements is formed on the first principal plane side of the wafer;
- (b) leveling the first principal plane of the wafer having the plurality of semiconductor elements formed thereover by chemical mechanical polishing; and
- (c) forming a high-dielectric or ferroelectric film, which constitutes a dielectric film for information storage in a volatile or nonvolatile memory, over the leveled first principal plane of the wafer either directly or with a plurality of intermediate films therebetween by sputtering using a target having a density of as high as at least 90% of the theoretical density at least in the portion thereof subject to sputtering.
- 22. The process for producing a semiconductor integrated circuit device as set forth in the
above item 21, wherein the dielectric film for information storage has a relative dielectric constant of at least 20 in the final product. - 23. The process for producing a semiconductor integrated circuit device as set forth in the
above item 22, wherein the dielectric film for information storage substantially has a perovskite structure. - 24. The process for producing a semiconductor integrated circuit device, comprising:
- (a) preparing a wafer for use in the production of a semiconductor integrated circuit device, wherein a part or the whole of each of a plurality of semiconductor elements is formed on the first principal plane side of the wafer;
- (b) leveling the first principal plane of the wafer having the plurality of semiconductor elements formed thereover by chemical mechanical polishing;
- (c) forming a conducting film, which constitutes a lower electrode of a capacitive element for information storage in a volatile or nonvolatile memory, over the leveled first principal plane of the wafer either directly or with a plurality of intermediate films therebetween;
- (d) forming a high-dielectric or ferroelectric film, which constitutes a dielectric film of a capacitive element for information storage in a volatile or nonvolatile memory, over the first principal plane of the wafer having a layer of the lower electrode formed thereover either directly or with a plurality of intermediate films therebetween by sputtering using a target having a density of as high as at least 90% of the theoretical density at least in the portion thereof subject to sputtering; and
- (e) forming a conducting film, which constitutes an upper electrode of a capacitive element for information storage in a volatile or nonvolatile memory, over the first principal plane of the wafer having the dielectric film formed thereover either directly or with one or more intermediate films therebetween.
- 25. The process for producing a semiconductor integrated circuit device as set forth in the
above item 24, wherein the dielectric film for information storage has a relative dielectric constant of at least 20 in the final product. - 26. The process for producing a semiconductor integrated circuit device as set forth in the
above item 25, wherein the dielectric film for information storage substantially has a perovskite structure. - FIG. 1 is a plan view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 2 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 3 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 4 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 5 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 6 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 7 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 8 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 9 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 10 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 11 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 12 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 13 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 14 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 15 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 16 is a constitutional diagram of the essential part of sputtering equipment for use in the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 17 is a model diagram showing the perovskite crystal structure of PZT;
- FIG. 18 is a graph showing the relationship between the density of a target and the residual dielectric polarization of a PZT film;
- FIG. 19 is a graph showing the hysteresis curves of PZT films;
- FIG. 20 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 21 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention;
- FIG. 22 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention; and
- FIG. 23 is a cross-sectional view of the essential part of a semiconductor substrate, which illustrates the process for producing a semiconductor integrated circuit device according to an embodiment of the present invention.
- An embodiment of the present invention will now be described in detail with reference to the accompanying drawings. It is to be noted that, in all the figures for the explanation of the embodiments, the same symbols are attached to the parts having the same functions, thus omitting repeated explanation thereof.
- FIG. 1 is a plan view of a layout of memory cells of a DRAM (or a ferroelectric RAM) according to this embodiment. Each of the memory cells adopts a cell with two points of intersection (folded bitline constitution) and a COB (capacitor over bitline) structure wherein a capacitor is disposed over a bitline. A transistor (memory cell selection MISFET) of each memory cell is connected via a bitline BL to peripheral circuit. The bitline BL is connected to one of n-type semiconductor regions8 (source and drain regions) of the memory cell selection MISFET through a connecting
hole 14. The operation of the memory cell selection MISFET is controlled by a wordline WL (gate electrode 6). This wordline WL (gate electrode 6) is connected to peripheral circuits. A capacitor C disposed over the bitline BL is connected to the other one of the n-type semiconductor regions 8 (source and drain regions) of the memory cell selection MISFET through a connectinghole 13. The capacitor C is connected via aplate electrode 26 to peripheral circuits. - A first feature of this planar layout is that one
plate electrode 26 is disposed per two wordlines WL. This layout can diminish the capacity of theplate electrode 26 to facilitate the control of the potential of theplate electrode 26 with peripheral circuits. The number of theplate electrodes 26 may alternatively be such as to be either one per wordline WL or one per three wordlines WL. As the number of theplate electrodes 26 is increased as against the number of the wordlines WL, however, the level of integration can hardly be raised. On the other hand, as the number of theplate electrodes 26 is decreased as against the number of the wordlines WL, the capacity of eachplate electrode 26 is so increased that the control thereof with peripheral circuits becomes difficult. The optimum number of theplate electrodes 26 is varied depending on the use of the DRAM (ferroelectric RAM). - A second feature of this planar layout is that the
plate electrodes 26 are extended in the same direction as that of the wordlines WL (gate electrodes 6). This enables the control of the potential of eachplate electrode 26 with peripheral circuits to be effected in synchronizing that potential with the potential of the wordline WL. - In the production of these memory cells, a
semiconductor substrate 1 made of p-type single-crystal silicon is first prepared, and afield oxide film 2 is then formed on the surface of thesubstrate 1 by the selective oxidation (LOCOS) method, followed by ion implantation of a p-type dopant (B) into thesemiconductor substrate 1 to form a p-type well 3, as shown in FIG. 2 (cross-sectional view taken along the line A-A′ of FIG. 1). Subsequently, a p-type dopant (B) is ion-implanted into the p-type well 3 to form a p-typechannel stopper layer 4, and agate oxide film 5 is then formed on the surface of the active region of the p-type well 3 surrounded by thefield oxide film 2 according to a thermal oxidation method. - The gate electrodes6 (wordlines WL) of the memory cell selection MISFETs are then formed as shown in FIG. 3. The gate electrodes 6 (wordlines WL) are formed, for example, according to a procedure comprising depositing a polycrystalline silicon film over the
semiconductor substrate 1 by CVD, then depositing a TiN film and a W film by sputtering, and further depositing asilicon nitride film 7 as a cap insulating film by plasma CVD, and then patterning these films by etching using a photoresist as a mask. The polycrystalline silicon film that constitutes a part of each gate electrode 6 (wordline WL) is doped with an n-type dopant (P) to lower the resistance thereof. - As shown in FIG. 4, an n-type dopant (P) is then ion-implanted into the p-type well3 to form n-
type semiconductor regions 8, 8 (source and drain regions) of the memory cell selection MISFETs in the p-type well 3 on both sides of each gate electrode 6 (wordline WL). - As shown in FIG. 5,
side wall spacers 9 are then formed on the side walls of the gate electrodes 6 (wordlines WL). Theside wall spacers 9 are formed according to a procedure comprising depositing a silicon nitride film over the gate electrodes 6 (wordlines WL) by plasma CVD and then processing the silicon nitride film by anisotropic etching. - As shown in FIG. 6, a
silicon oxide film 10 and a BPSG (boron-doped phospho silicate glass)film 11 are then deposited over the memory cell selection MISFETs, and theBPSG film 11 is then polished by the chemical mechanical polishing (CMP) method to level the surface thereof. - As shown in FIG. 7, a
polycrystalline silicon film 12 is then deposited over theBPSG film 11 by CVD, followed by the etching of thepolycrystalline silicon film 12, theBPSG film 11, thesilicon oxide film 10 and thegate oxide film 5 by using a photoresist as a mask, whereby a connectinghole 13 is formed over one (n-type semiconductor region 8) of the source and drain regions of each memory cell selection MISFET while forming a connectinghole 14 over the other one (n-type semiconductor region 8). In this etching, thesilicon nitride films 7 formed over the gate electrodes 6 (wordlines WL) of the memory cell selection MISFETs and the silicon nitrideside wall spacers 9 formed on the side walls thereof are only slightly etched to enable the connectingholes holes - As shown in FIG. 8, polycrystalline silicon plugs15 are then embedded in the connecting
holes polycrystalline silicon films 12 as mentioned above by CVD, and etching back this polycrystalline silicon film and thepolycrystalline silicon films 12 to remove them. The polycrystalline silicon film that constitutes theplugs 15 is doped with an n-type dopant (P). Theplugs 15 may alternatively be formed by embedding, for example, TiN, W, Ti or Ta instead of the polycrystalline silicon. - As shown in FIG. 9, a
silicon oxide film 16 is then deposited over theBPSG films 11 by CVD and then etched using a photoresist as a mask to remove thesilicon oxide film 16 overlying the connecting holes 14. Thereafter, bitlines BL are formed over the connectingholes 14, as shown in FIG. 10. The bitlines BL are formed according to a procedure comprising depositing a TiN film and a W film over thesilicon oxide film 16 by sputtering, further depositing asilicon nitride film 17 as a cap insulating film by plasma CVD, and then patterning these films by etching using a photoresist as a mask. - As shown in FIG. 11,
side wall spacers 18 are then formed on the side walls of the bitlines BL. Theside wall spacers 18 are formed according to a procedure comprising depositing a silicon nitride film over the bitlines BL by plasma CVD and then processing it by anisotropic etching. - As shown in FIG. 12, a
BPSG film 19 of about 300 nm in thickness is then deposited by CVD and reflowed over the bitlines BL, and theBPSG film 19 and thesilicon oxide films 16 are then etched using a photoresist as a mask to form connectingholes 20 over the connectingholes 13 formed over the other ones (n-type semiconductor regions 8) of the source and drain regions of the memory cell selection MISFETs Qt. In this etching, thesilicon nitride films 17 overlying the bitlines BL and theside wall spacers 18 on the side walls thereof serve as etching stoppers to enable the connectingholes 20 to be formed by self alignment like the connectingholes - As shown in FIG. 13, plugs21 are embedded in the connecting holes 20. The
plugs 21 are formed according to a procedure comprising depositing a TiN film and a W film over theBPSG films 19, for example, by sputtering, and then etching back these films. Theplugs 21 may be formed by embedding polycrystalline silicone, TiN, W, Ti, Ta, etc. - Capacitors are then formed over the
plugs 21. In forming the capacitors, abarrier metal 22 is first deposited over theBPSG films 19 by sputtering or the like, and a Pt (platinum)film 23 a of about 175 nm in thickness is then deposited over thebarrier metal 22. It is to be noted that thebarrier metal 22, though not always necessary, is effective in suppressing the diffusion of the lower electrode material (Pt) of the capacitors. TiN, Ti, etc. are usable as the material of thebarrier metal 22, the thickness of which may be about 20 nm. - As shown in FIG. 15, a
PZT film 24 as one kind of ferroelectric film is then deposited over thePt film 23 a. - FIG. 16 is a constitutional diagram of the essential part of the sputtering equipment for use in the deposition of the
PZT film 24. Adiscoid packing plate 102 as a target holding means and astage 104 connected to anRF power source 103 are disposed facing each other inside achamber 101 as the treatment chamber of thissputtering equipment 100. Atarget 105 made of a hot-pressed PZT sinter is attached to the lower surface of thepacking plate 102. On the other hand, a semiconductor substrate (wafer) 1 is mounted on the upper surface of thestage 104. - A
shield 107 for forming a high-density plasma 106 in a gap between thetarget 105 and thesemiconductor substrate 1 is provided near thestage 104 inside thechamber 101. The wall of thechamber 101 is provided with agas inlet pipe 108 for feeding an inert gas such as Ar into thechamber 101 and anexhaust pipe 109 for discharging the gas inside thechamber 101. - The conditions of formation of the
PZT film 24 are, by way of example, such that the substrate temperature is room temperature, the pressure in the chamber is 5 to 10 mTorr, the Ar flow rate is 10 to 30 sccm, the RF power is 1 kW, and the gap between the target and the substrate is 50 mm, while the thickness of thePZT film 24 thus formed is about 250 nm. - FIG. 17 is a model diagram showing the perovskite crystal structure of PZT. As shown therein, a unit cell of this perovskite crystal is in the form of an octagon wherein a Ti (or Zr) atom is disposed at the center (B site) thereof, Pb atoms are respectively disposed at the eight vertices (A sites) thereof, and 0 (oxygen) atoms are respectively disposed at the centers of the eight faces thereof. Polarization occurs by the displacement of the Ti (Zr) disposed at the B site when a predetermined voltage is applied along the direction of the c axis, which is a polarization axis.
- Thus, PZT is always liable to undergo an oxygen defect because it takes a perovskite crystal structure including much O (oxygen). Further, the formed film has such a feature that PbO is liable to come off the crystal when the film is treated at a high temperature (at least 850° C.).
- The
target 105 to be used in this embodiment has a density of at least 90% of the theoretical density of the foregoing perovskite crystal. Herein, the density of the target can be calculated in the following manner: - Specifically, when Na is the Avogadro number, V is the volume of a target, M is the weight of the target, D is the theoretical density of a perovskite crystal (stoichiometric composition), and a, b and c are the respective lengths of the crystallographic axes (a, b and c axes) of the perovskite crystal actually measured by X-ray diffractometry, then the weight of the unit cell, the theoretical density (D) of the perovskite crystal and the density of the target are represented by the following respective formulae because the respective atomic weights and number of atoms, per unit cell, of Pb,0, Ti and Zr as the constituent elements of PZT are such that Pb=207.2 and (⅛)×8=1 for Pb, O=16.00 and (½)×6=3 for O, Ti=47.90 and 1×1×X=X for Ti, and Zr=91.22 and 1×1×(1−X)=1−X for Zr:
- weight of unit cell={207.2×1+16.00×3+47.90×X+91.22×(1−X)}÷Na=Dx{abc},
- theoretical density (D)={207.2×1+16.00×3+47.90×X+91.22×(1−X)}÷Na÷{abc}, and
- density of target (%)={M÷V}÷D×100.
- On the other hand, in the case of a crystal structure having a composition departing from the stoichiometric ratio, i.e., a nonstoichiometric composition, such as Pb1.1Zr0.5Ti0.5O3.1, the theoretical density is estimated in terms of the density of a stoichiometric composition (PbZr0.5Ti0.5O3) plus that of a constituent [(PbO)0.1] departing from the stoichiometric ratio.
- FIG. 18 is a graph showing the relationship between the density of a target and the residual dielectric polarization of a PZT film, while FIG. 19 is a graph showing the hysteresis curves of PZT films.
- As shown in FIG. 18, the PZT films formed using high-density targets each having a density of at least 90% are increased in the value of the residual dielectric polarization (2Pr) as compared with the PZT films formed using low-density targets each having a density lower than 90%, thus being improved in electrical property. On the other hand, as shown in FIG. 19, the PZT film formed using a high-density target is improved in hysteresis characteristics as compared with the PZT film formed using a low-density target, whereby a high value of residual dielectric polarization (2Pr) can be obtained even at a low potential. This is because the use of a high-density target having a density close to the theoretical density (D) of a perovskite crystal enables clusters (fine crystals) close to the perovskite crystal to be formed during sputtering, whereby the structure thereof can be maintained even after film formation.
- More specifically, a crystalline target like a PZT target is an aggregate (polycrystalline material) of crystals in itself and is sputtered usually in the form of a cluster of a number of target constituents (unit cells) during sputtering, which deposits as a lump over a substrate. Accordingly, whether the crystallinity of the cluster itself is good or not determines whether the dielectric properties of the film in the process of its formation or as a final product are good or not.
- Meanwhile, since the shapes of innumerable grains in a film are determined once the film is annealed after the formation thereof, subsequent annealing in oxygen, even if additionally effected, cannot be expected to secure further crystallization of grains although it may contribute to crystallographic recovery in the grains. In other words, the crystallizability of grains during first annealing after the film formation is important.
- Although a description has been made of the case where a PZT target is used, the use of a high-density target having a density exceeding 90% of the theoretical density of a crystal enables a thin film improved in dielectric constant, residual dielectric polarization, hysteresis characteristics, etc. to be obtained even in the case where the capacitive insulating film of a capacitor is formed using a target made of a high-dielectric material such as Ta2O5 or BST, or a variety of ferroelectric material such as PLT (PbLaxTi1-XO3), PLZT (PbLaYZrxTi1-XO3), SBT (SrxBiYTaO), PbTiO3, SrTiO3 or BaTiO3.
- Targets produced by the molecular beam epitaxial growth method capable of facilitating the formation of high-quality crystals besides the ordinary hot-pressing (sintering under high-temperature high-pressure sintering) method are suitable as the target to be used in this embodiment of the present invention. It is also possible to apply the plasma sintering method, the explosive sintering method, the laser ablation method, etc.
- Subsequently, the
aforementioned PZT film 24 is annealed in an oxygen atmosphere at 500 to 800° C. to grow fine clusters into crystal grains. Thereafter, aPt film 25 a of about 100 nm in thickness is deposited over thePZT film 24, as shown in FIG. 20. Subsequently, thePt film 25 a, thePZT film 24, thePt film 23 a and thebarrier metal 22 are dry-etched using a photoresist formed over thePt film 25 a as a mask to form capacitors C each comprising abarrier metal 22, alower electrode 23, aPZT film 24 and anupper electrode 25 as shown in FIG. 21. - Also it is possible to use Ir, IrO2, Rh, RhO2, Os, OsOz, Ru, RuO2, Re, ReO3, Pd, Au or a laminated film thereof, in addition to Pt, as the material of the
lower electrodes 23 and theupper electrodes 25. In the case of RuO2, IrO2, etc., a thin film having a good coverage can be formed through the deposition thereof by MOCVD. Further, the deposition of Ru, Ir or the like, each having high barrier properties against oxygen, over the above-mentioned thin film can improve the oxidation resistance of the film. If the oxidation in the interfaces of the capacitive insulating films can be suppressed, W, Al, TiN, Ta, Cu, Ag, or a laminated film or the like thereof may alternatively be used as the upper electrode material. - The
photoresist 27 over each capacitor C is then removed by ashing. As shown in FIG. 22, a reflowable insulatingfilm 28 such as a BPSG film is then deposited for the protection of the capacitors C, and the surface thereof is then leveled by chemical mechanical polishing (CMP) to expose the surface of eachupper electrode 25. In this case, although complete leveling is not indispensable, it is desired that the insulatingfilm 28 be leveled as much as possible in order to enhance the reliability of wirings to be formed over the insulatingfilm 28 in a later step. In order to enhance the effect of protecting the capacitors C, the insulatingfilm 28 may be deposited after the deposition of a thin film made of an oxide of Ti, Sr, Ba or the like, each having a good affinity for the constituent material of the capacitors C. A CVD silicon oxide film formed using an organosilicon compound gas may alternatively be used instead of the reflowable insulatingfilm 28. An organic insulating material such as a polyimide resin may also alternatively be used. The insulating film may be leveled by etching back instead of CMP, and may be dispensed with particularly in the case where a difference in level due to the capacitors is small. - As shown in FIG. 23,
plate electrodes 26 each common to a plurality of memory cells are then formed over the insulatingfilm 28. Various conducting materials used in the conventional silicon LSI processes, such as a polycrystalline silicon film, a W film, etc., can be used as the material of the plate electrodes. When the underlying layer has been sufficiently leveled, use is made of a conducting material capable of forming a film by sputtering. On the other hand, when the underlying layer has a difference in level, use is made of a conducting material capable of forming a film by CVD. - According to the foregoing procedure, the formation of memory cells of a DRAM (ferroelectric RAM) in this embodiment is substantially completed. In the case of an actual DRAM (ferroelectric RAM), it goes without saying that about two layers of wirings must further be formed over the
plate electrodes 26 to connect the memory cells to peripheral circuits, and that the whole body of thesemiconductor substrate 1 must be sealed with a resin package or the like. - Although the invention made by the present inventors has been specifically described based on the embodiment, the present invention is, needless to say, capable of various modifications within the scope of the invention without being limited to the foregoing embodiment.
- Although the foregoing embodiment has been described in connection with the case where high-dielectric or ferroelectric thin films are formed as the capacitive insulating films of the capacitors of a DRAM (ferroelectric RAM), the process of the invention can be applied to the production of an MFSFET, an MFSMISFET, etc. wherein ferroelectric thin films are formed as gate insulating films.
- Now the effects secured by the representative embodiments of the invention disclosed in the instant application will be briefed.
- (1) According to the present invention wherein a target having a density of at least 90% of the theoretical value is used in forming a high-dielectric thin film or a ferroelectric thin film over a substrate by sputtering, it is possible to obtain a high-dielectric or ferroelectric thin film improved in dielectric constant, residual dielectric polarization and hysteresis characteristics.
- (2) Since the effect described in the item (1) above serves to increase the amount of electric charge storable in each capacitor of a DRAM, the miniaturization and integration of a DRAM can be promoted.
- (3) Since the effect described in the item (1) above serves to improve the resistance to the fatigues of capacitive insulating films through repetition of polarization inversion and suppress a decrease in residual dielectric polarization, the possible number of times of data rewriting in a ferroelectric RAM can be increased. Further, since such an improvement in the fatigue resistance of the capacitive insulating films facilitates the conversion of the 2-transistor/2-capacitor structure of a memory cell of a ferroelectric RAM to a 1-transistor/1-capacitor structure, the miniaturization and integration of a ferroelectric RAM can be promoted.
- (4) Since the effect described in the item (1) above serves to decrease the number of times, temperature, and time of annealing effected in an oxygen atmosphere for the recovery of the properties of a high-dielectric or ferroelectric thin film, the deterioration of the properties of the film attributed to annealing can be so suppressed as to improve the reliability and production yield of DRAMs and ferroelectric RAMs.
Claims (24)
1. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target having a first chemical composition and having a density of said first chemical composition which is not less than 90% of a theoretical density thereof;
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer, said high-dielectric or ferroelectric film having a second chemical composition substantially the same as the first chemical composition; and
(c) after step (b), improving crystalline characteristics of the high-electric or ferroelectric film by performing an annealing treatment thereto in a gas ambient including an oxygen gas.
2. A process for producing a semiconductor integrated circuit device according to claim 1 , wherein the high-dielectric or ferroelectric film and the lower electrode constitute a memory capacitor of a memory cell.
3. A process for producing a semiconductor integrated circuit device according to claim 2 , wherein the first chemical composition, of the target, is shifted from a stoichiometric composition.
4. A process for producing a semiconductor integrated circuit device according to claim 3 , further comprising the step of:
(d) prior to step (a), planarizing the first major surface of the semiconductor wafer by a treatment including chemical mechanical polishing.
5. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a highdielectric or ferroelectric sputtering target, which is made of a double oxide and has a density not less than 90% of its theoretical density; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
6. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a highdielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density, a relative dielectric constant of said target being not less than 100; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
7. A process for producing a semiconductor integrated circuit device according to claim 6 , wherein the high-dielectric or ferroelectric film is made of BST, PZT, PLT, PLZT, SBT, PbTiO3, SrTiO3, or BaTiO3.
8. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density, the crystalline structure of said target including a perovskite structure; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
9. A process for producing a semiconductor integrated circuit device according to claim 8 , wherein the high-dielectric or ferroelectric film is made of BST, PZT, PLT, PLZT, SBT, PbTiO3, SrTiO3, or BaTiO3.
10. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
11. A process for producing a semiconductor integrated circuit device according to claim 10 , wherein the ferroelectric film and the lower electrode constitute a memory capacitor of a nonvolatile memory cell.
12. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a highdielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density, a crystalline structure of said target being a perovskite structure including Pb; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
13. A process for producing a semiconductor integrated circuit device according to claim 12 , wherein the high-dielectric or ferroelectric film and the lower electrode constitute a memory capacitor of a nonvolatile memory cell.
14. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target having a first chemical composition and having a density of said first chemical composition which is not less than 90% of its theoretical density thereof, at the portion of the first surface of the target to be sputtered; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer, said high-dielectric or ferroelectric film having a second chemical composition substantially the same as the first chemical composition.
15. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target, which is made of a double oxide and has a density not less than 90% of its theoretical density at a portion of the first surface of the target to be sputtered, and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
16. A process for producing a semiconductor integrated circuit device according to claim 15 , further comprising the steps of:
(c) after step (b), improving crystalline characteristics of the high-dielectric or ferroelectric film by performing an annealing treatment thereto in a gas ambient including an oxygen gas.
17. A process for producing a semiconductor integrated circuit device according to claim 16 , further comprising the step of:
(d) prior to step (a), planarizing the first major surface of the semiconductor wafer by a treatment including chemical mechanical polishing.
18. A process for producing a semiconductor integrated circuit device according to claim 17 , wherein the high-dielectric or ferroelectric film and the lower electrode constitute a memory capacitor of a memory cell.
19. A process for producing a semiconductor integrated circuit device according to claim 18 , wherein the lower electrode includes at least one material selected from the group consisting of platinum, ruthenium, and iridium, and oxides thereof.
20. A process for producing a semiconductor integrated circuit device according to claim 18 , wherein the lower electrode includes at least one material selected from the group consisting of platinum, ruthenium, rhodium, osmium, rhenium, palladium, gold and iridium, and oxides thereof.
21. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density at a portion of the first surface of the target to be sputtered, a relative dielectric constant of said target being not less than 100; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
22. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a highdielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density at a portion of the first surface of the target to be sputtered, a crystalline structure of said target including a perovskite structure; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
23. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density at a portion of the first surface of the target to be sputtered; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
24. A process for producing a semiconductor integrated circuit device, comprising the steps of:
(a) emitting sputtered particles by colliding inert gas ions under a vacuum condition with a first surface of a high-dielectric or ferroelectric sputtering target having a density not less than 90% of its theoretical density at a portion of the first surface of the target to be sputtered, a crystalline structure of said target being a perovskite structure including Pb; and
(b) forming a high-dielectric or ferroelectric film by depositing the sputtered particles under the vacuum condition over a lower electrode overlying a first major surface of a semiconductor wafer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/987,850 US20020048941A1 (en) | 1996-08-07 | 2001-11-16 | Process for producing semiconductor integrated circuit device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8-208657 | 1996-08-07 | ||
JP8208657A JPH1056145A (en) | 1996-08-07 | 1996-08-07 | Method for manufacturing semiconductor integrated circuit device |
US08/906,102 US6326216B1 (en) | 1996-08-07 | 1997-08-05 | Process for producing semiconductor integrated circuit device |
US09/987,850 US20020048941A1 (en) | 1996-08-07 | 2001-11-16 | Process for producing semiconductor integrated circuit device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/906,102 Continuation US6326216B1 (en) | 1996-08-07 | 1997-08-05 | Process for producing semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020048941A1 true US20020048941A1 (en) | 2002-04-25 |
Family
ID=16559891
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/906,102 Expired - Lifetime US6326216B1 (en) | 1996-08-07 | 1997-08-05 | Process for producing semiconductor integrated circuit device |
US09/987,850 Abandoned US20020048941A1 (en) | 1996-08-07 | 2001-11-16 | Process for producing semiconductor integrated circuit device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/906,102 Expired - Lifetime US6326216B1 (en) | 1996-08-07 | 1997-08-05 | Process for producing semiconductor integrated circuit device |
Country Status (4)
Country | Link |
---|---|
US (2) | US6326216B1 (en) |
JP (1) | JPH1056145A (en) |
KR (1) | KR19980018204A (en) |
TW (1) | TW369718B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1929491A2 (en) * | 2005-09-02 | 2008-06-11 | Symmorphix, Inc. | Deposition of perovskite and other compound ceramic films for dielectric applications |
US8636876B2 (en) | 2004-12-08 | 2014-01-28 | R. Ernest Demaray | Deposition of LiCoO2 |
US8728285B2 (en) | 2003-05-23 | 2014-05-20 | Demaray, Llc | Transparent conductive oxides |
CN112420709A (en) * | 2019-08-23 | 2021-02-26 | 中国科学院物理研究所 | Conversion of PbTiO3/SrTiO3Method of vortex domain of superlattice material |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3821524B2 (en) * | 1996-12-16 | 2006-09-13 | 株式会社ルネサステクノロジ | Sputtering target for dielectric thin film formation |
JP2000150810A (en) * | 1998-11-17 | 2000-05-30 | Toshiba Microelectronics Corp | Semiconductor device and its manufacture |
JP3383838B2 (en) * | 1999-02-25 | 2003-03-10 | 独立行政法人産業技術総合研究所 | Method for producing metal oxide and method for forming fine pattern |
DE19950364A1 (en) * | 1999-10-19 | 2001-04-26 | Infineon Technologies Ag | Integrated circuit arrangement used as a DRAM cell arrangement comprises a capacitor with capacitor electrodes and a capacitor dielectric |
JP3505497B2 (en) * | 1999-11-17 | 2004-03-08 | 三洋電機株式会社 | Dielectric element |
JP3630073B2 (en) | 2000-05-17 | 2005-03-16 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP2002151657A (en) | 2000-11-08 | 2002-05-24 | Sanyo Electric Co Ltd | Dielectric element and manufacturing method therefor |
JP2002231903A (en) | 2001-02-06 | 2002-08-16 | Sanyo Electric Co Ltd | Dielectric element and method of manufacturing the same |
JP2002324924A (en) * | 2001-04-24 | 2002-11-08 | Sony Corp | Method of manufacturing piezoelectric element |
FR2829293B1 (en) * | 2001-08-31 | 2003-11-14 | Centre Nat Rech Scient | MOLECULAR MEMORY AND MANUFACTURING METHOD THEREOF |
TW512463B (en) * | 2001-09-28 | 2002-12-01 | Macronix Int Co Ltd | Method for epitaxial growth of lead zirconate titanate film |
KR100578212B1 (en) * | 2003-06-30 | 2006-05-11 | 주식회사 하이닉스반도체 | Capacitor with merged top electrode plate line structure and method for fabricating the same |
KR100543528B1 (en) * | 2003-08-26 | 2006-01-31 | 한국과학기술연구원 | Fabrication method of self-aligned ferroelectric gate transistor using a buffer layer of high etching selectivity |
US20240065105A1 (en) * | 2022-08-17 | 2024-02-22 | Fujifilm Dimatix, Inc. | Process of epitaxial grown pzt film and method of making a pzt device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5514527B1 (en) * | 1969-08-29 | 1980-04-17 | ||
JPS62278164A (en) * | 1986-05-26 | 1987-12-03 | 住友特殊金属株式会社 | Material for magnetic head slider |
US5132283A (en) * | 1987-12-28 | 1992-07-21 | Ford Motor Company | Thin film superconductor assembly and method of making the same |
KR940006708B1 (en) * | 1989-01-26 | 1994-07-25 | 세이꼬 엡슨 가부시끼가이샤 | Manufacturing method of semiconductor device |
JPH02249278A (en) | 1989-03-23 | 1990-10-05 | Seiko Epson Corp | Manufacture of ferroelectric film |
US5335138A (en) * | 1993-02-12 | 1994-08-02 | Micron Semiconductor, Inc. | High dielectric constant capacitor and method of manufacture |
JPH06272033A (en) | 1993-03-22 | 1994-09-27 | Japan Energy Corp | Production of abox high dielectric target for sputtering |
JP3127673B2 (en) | 1993-06-30 | 2001-01-29 | 三菱マテリアル株式会社 | A sputtering target material capable of forming a ferroelectric thin film having a very small local variation in the Pb content in the thin film |
JP3127672B2 (en) | 1993-06-30 | 2001-01-29 | 三菱マテリアル株式会社 | A sputtering target material capable of forming a ferroelectric thin film having a very small local variation in the Pb content in the thin film |
US5614438A (en) * | 1995-03-15 | 1997-03-25 | Radiant Technologies, Inc. | Method for making LSCO stack electrode |
-
1996
- 1996-08-07 JP JP8208657A patent/JPH1056145A/en active Pending
-
1997
- 1997-07-03 TW TW086109398A patent/TW369718B/en not_active IP Right Cessation
- 1997-07-23 KR KR1019970034533A patent/KR19980018204A/en not_active Application Discontinuation
- 1997-08-05 US US08/906,102 patent/US6326216B1/en not_active Expired - Lifetime
-
2001
- 2001-11-16 US US09/987,850 patent/US20020048941A1/en not_active Abandoned
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8728285B2 (en) | 2003-05-23 | 2014-05-20 | Demaray, Llc | Transparent conductive oxides |
US8636876B2 (en) | 2004-12-08 | 2014-01-28 | R. Ernest Demaray | Deposition of LiCoO2 |
EP1929491A2 (en) * | 2005-09-02 | 2008-06-11 | Symmorphix, Inc. | Deposition of perovskite and other compound ceramic films for dielectric applications |
EP1929491A4 (en) * | 2005-09-02 | 2012-02-08 | Springworks Llc | Deposition of perovskite and other compound ceramic films for dielectric applications |
CN112420709A (en) * | 2019-08-23 | 2021-02-26 | 中国科学院物理研究所 | Conversion of PbTiO3/SrTiO3Method of vortex domain of superlattice material |
Also Published As
Publication number | Publication date |
---|---|
KR19980018204A (en) | 1998-06-05 |
JPH1056145A (en) | 1998-02-24 |
TW369718B (en) | 1999-09-11 |
US6326216B1 (en) | 2001-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6326216B1 (en) | Process for producing semiconductor integrated circuit device | |
JP4998461B2 (en) | Semiconductor device and manufacturing method thereof | |
US7605007B2 (en) | Semiconductor device and method of manufacturing the same | |
US7405121B2 (en) | Semiconductor device with capacitors and its manufacture method | |
US8067817B2 (en) | Semiconductor device and method of manufacturing the same | |
US7927890B2 (en) | Method of manufacturing a semiconductor device | |
US7271054B2 (en) | Method of manufacturing a ferroelectric capacitor having RU1-XOX electrode | |
US20140030824A1 (en) | Semiconductor device having capacitor with capacitor film held between lower electrode and upper electrode | |
US8664011B2 (en) | Semiconductor device and method of manufacturing the semiconductor device | |
US20070096180A1 (en) | Semiconductor device and method for manufacturing the same | |
US7459361B2 (en) | Semiconductor device with ferroelectric capacitor and fabrication method thereof | |
KR100590536B1 (en) | Capacitor of semiconductor device, memory device comprising the same and method of manufacturing the same | |
US20020125524A1 (en) | Semiconductor device and method of manufacturing same | |
US7419837B2 (en) | Method of manufacturing semiconductor device | |
US20090321803A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2001237402A (en) | Structured metal oxide containing layer, and method of manufacturing semiconductor structure element | |
JP2002334875A (en) | Vapor growth method for metal oxide dielectric film | |
US20050274999A1 (en) | Semiconductor device and method of manufacturing the same | |
KR100943011B1 (en) | Semiconductor device and method for manufacturing same | |
US20030203567A1 (en) | Method of fabricating capacitor with two step annealing in semiconductor device | |
KR100875663B1 (en) | Capacitor Manufacturing Method of Semiconductor Device | |
KR100517907B1 (en) | Fabricating method of ferroelectric capacitor in semiconductor device | |
JP4167792B2 (en) | Semiconductor device and manufacturing method thereof | |
KR0165352B1 (en) | Process of fabricating ferroelectric capacitor | |
JP2011124447A (en) | Semiconductor storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |