US20010045859A1 - Signal potential conversion circuit - Google Patents
Signal potential conversion circuit Download PDFInfo
- Publication number
- US20010045859A1 US20010045859A1 US09/793,997 US79399701A US2001045859A1 US 20010045859 A1 US20010045859 A1 US 20010045859A1 US 79399701 A US79399701 A US 79399701A US 2001045859 A1 US2001045859 A1 US 2001045859A1
- Authority
- US
- United States
- Prior art keywords
- potential
- signal
- transistor
- level
- channel mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
- H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
Definitions
- the present invention relates to signal potential conversion circuits.
- the invention relates to a signal potential conversion circuit converting a first signal having one level of a first potential and the other level of a reference potential into a second signal hating one level of a second potential different from the first potential and the other level of the reference potential.
- a semiconductor integrated circuit device has been provided with a signal potential conversion circuit for converting a signal potential into another signal potential.
- a dynamic random access memory (hereinafter referred to as DRAM) has memory cells each including an N channel MOS transistor for access and a capacitor for information storage.
- Data of “H” (logical high) level (power supply potential VDD) or “L” (logical low) level (ground potential GND) is written into the capacitor.
- Data is written into/read from the capacitor via the N channel MOS transistor.
- a boosted potential (VPP) higher than the supply potential VDD is applied to the gate of the N channel MOS transistor.
- Peripheral control circuitry for writing/reading of data is driven by the supply voltage VDD. Therefore, in order to transmit a signal from the peripheral control circuitry to a memory cell, a signal potential conversion circuit is required to convert the supply potential VDD into the boosted potential VPP.
- FIG. 10 is a circuit diagram showing a structure of such a signal potential conversion circuit.
- the signal potential conversion circuit includes inverters 31 - 33 , P channel MOS transistors 34 and 35 , and N channel MOS transistors 36 and 37 .
- P channel MOS transistors 34 and 35 are connected respectively between a line of the boosted potential VPP and nodes N 34 and N 35 , having respective gates connected to nodes N 35 and N 34 respectively.
- N channel MOS transistors 36 and 37 are connected respectively between nodes N 34 and N 35 and a line of the ground potential GND.
- An input signal VI is supplied to the gate of N channel MOS transistor 36 via inverter 31 and supplied to the gate of N channel MOS transistor 37 via inverters 31 and 32 .
- a signal appearing on node N 35 is inverted by inverter 33 and output as an output signal VO.
- Inverters 31 and 32 each include a P channel MOS transistor and an N channel MOS transistor connected in series between a line of the supply potential VDD and the line of the ground potential GND, outputting a signal of L level in response to input of a signal of H level and outputting a signal of H level in response to input of a signal of L level.
- Inverter 33 includes a P channel MOS transistor and an N channel MOS transistor connected in series between the line of the boosted potential VPP and the line of the ground potential GND, outputting a signal of L level in response to input of a signal of the boosted potential VPP and outputting a signal of the boosted potential VPP in response to input of a signal of L level.
- FIG. 11 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 10.
- input signal VI, an output signal ⁇ 32 from inverter 32 , node N 34 and output signal VO are all at L level
- an output signal ⁇ 31 from inverter 31 is at H level
- node N 35 is at the boosted potential VPP.
- MOS transistors 35 and 36 are conductive while MOS transistors 34 and 37 are nonconductive.
- node N 34 should be charged to VPP ⁇
- node N 34 can be charged speedily by increasing the gate width of P channel MOS transistor 34 to enhance the current drive ability of P channel MOS transistor 34 , discharging of node N 34 to L level takes a longer time. Therefore, regarding the conventional signal potential conversion circuit, the time required for converting a signal potential cannot be shortened for both of the cases in which input signal VI rises from L level to H level and in which input signal VI falls from H level to L level.
- One object of the present invention is accordingly to provide a signal potential conversion circuit capable of converting a signal potential speedily.
- a signal potential conversion circuit includes a discharge circuit discharging, in response to change of a first signal from a first potential to a reference potential, a first output node to the reference potential, the first output node provided for outputting a second signal, and discharging, in response to change of the first signal from the reference potential to the first potential, a second output node to the reference potential, the second output node provided for outputting a complementary signal of the second signal.
- the signal potential conversion circuit further includes a charge circuit including a first transistor and a second transistor having respective first electrodes both connected to a line of a second potential, respective second electrodes connected to the first and second output nodes respectively and respective input electrodes connected to the second and first output nodes respectively, the charge circuit charging to the second potential one of the first and second output nodes having a higher potential than that of the other output node.
- the signal potential conversion circuit further includes a third transistor of a first conductivity type connected between the line of the second potential and the second output node, and a first control circuit turning on the third transistor in a pulse manner in response to change of the first signal from the first potential to the reference potential.
- the third transistor when the first signal changes from the first potential to the reference potential, the third transistor is turned on in a pulse manner to enable the second output node to be charged speedily.
- the third transistor is not turned on when the first signal changes from the reference potential to the first potential to enable the second output node to be discharged speedily.
- the second transistor can thus be controlled quickly and accordingly a speedily conversion of a signal potential is possible.
- the first control circuit turns on the third transistor when the first signal has the reference potential and the first output node has a potential higher than a predetermined third potential.
- the third transistor is turned on when the first signal has the reference potential while the potential on the first output node is still higher than the third potential.
- the first control circuit includes a first resistance element connected between the line of the second potential and an input electrode of the third transistor, a fourth transistor of a second conductivity type having its first electrode connected to the input electrode of the third transistor and its input electrode connected to the first output node and turned on when the first output node has a potential higher than the third potential, and a fifth transistor of the second conductivity type connected between a second electrode of the fourth transistor and a line of the reference potential and turned on when the first signal has the reference potential.
- the fourth and fifth transistors are turned on and the third transistor with its input electrode having the reference potential is turned on.
- a current level which the second transistor can flow is set sufficiently lower than a current level which the discharge circuit can flow.
- the second output node can more speedily be discharged when the first signal changes from the reference potential to the first potential.
- the signal potential conversion circuit further includes a sixth transistor of the first conductivity type connected between the line of the second potential and the first output node, and a second control circuit turning on the sixth transistor in a pulse manner in response to change of the first signal from the reference potential to the first potential.
- the first output node can speedily be charged since the sixth transistor is turned on in a pulse manner when the first signal changes from the reference potential to the first potential.
- the first output node can quickly be discharged since the sixth transistor is not turned on when the first signal changes from the first potential to the reference potential.
- the second transistor clan quickly be controlled to enable conversion of a signal potential to be accomplished more speedily.
- the second control circuit turns on the sixth transistor when the first signal has the first potential and the second output node has a potential higher than a predetermined third potential.
- the sixth transistor is turned on when the second output node has a potential between the third potential and the second potential.
- the second control circuit includes a second resistance element connected between the line of the second potential and an input electrode of the sixth transistor, a seventh transistor of the second conductivity type having its first electrode connected to the input electrode of the sixth transistor and its input electrode connected to the second output node and turned on when the second output node has a potential higher than the third potential, and an eighth transistor of the second conductivity type connected between a second electrode of the seventh transistor and the line of the reference potential and turned on when the first signal has the first potential.
- the seventh and eighth transistors are turned on and the sixth transistor with its input electrode having the reference potential is turned on.
- the first control circuit turns on the third transistor when the first signal has the reference potential and the second output node has a potential lower than a predetermined third potential.
- the third transistor is turned on when the first signal has the reference potential while the second output node has a potential which is still lower than the third potential.
- the first control circuit includes a first resistance element connected between the line of the second potential and the input electrode of the third transistor, a fourth transistor of the second conductivity type connected between the input electrode of the third transistor and the line of the reference potential, and a first logic circuit turning on the fourth transistor when the first signal has the reference potential and the second output node has a potential lower than the third potential.
- the fourth transistor is turned on and the third transistor with its input electrode having the reference potential is turned on.
- the signal potential conversion circuit further includes a fifth transistor of the first conductivity type connected between the line of the second potential and the first output node, and a second control circuit turning on the fifth transistor in a pulse manner in response to change of the first signal from the reference potential to the first potential.
- the fifth transistor is turned on in a pulse manner when the first signal changes from the reference potential to the first potential so that the first output node can be charged speedily.
- the fifth transistor is not turned on when the first signal changes from the first potential to the reference potential, the first output node can be discharged quickly. In this way, speedy control of the second transistor is possible and thus conversion of a signal potential can be done more quickly.
- the second control circuit turns on the fifth transistor when the first signal has the first potential and the first output node has a potential lower than the third potential.
- the fifth transistor is turned on when the first signal has the first potential while the potential on the first output node is still lower than the third potential.
- the second control circuit includes a second resistance element connected between the line of the second potential and an input electrode of the fifth transistor, a sixth transistor of the second conductivity type connected between the input electrode of the fifth transistor and the line of the reference potential, and a second logic circuit turning on the sixth transistor when the first signal has the first potential and the first output node has a potential lower than the third potential.
- the sixth transistor is turned on and the fifth transistor with its input electrode having the reference potential is turned on.
- a current level which the first and second transistors each can flow is set sufficiently lower than a current level which the discharge circuit can flow. In this case, discharge of the first and second output nodes can be performed more quickly.
- the discharge circuit includes a ninth transistor of the second conductivity type connected between the first output node and the line of the reference potential and turned on when the first signal has the level of the reference potential, and a tenth transistor of the second conductivity type connected between the second output node and the line of the reference potential and turned on when the first signal has the level of the first potential.
- the discharge circuit can easily be constructed.
- the discharge circuit includes a ninth transistor of the second conductivity type connected between the first output node and the line of the reference potential and turned on when the first signal has the level of the reference potential, and a tenth transistor of the second conductivity type having a first electrode connected to the second output node, a second electrode receiving a complementary signal of the first signal and an input electrode receiving the first potential, and turned on when the first signal has the level of the first potential.
- a complementary signal of the first signal can be transmitted to the second output node.
- FIG. 1 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to a first embodiment of the present invention.
- FIG. 2 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 1.
- FIG. 3 is a circuit diagram showing a modification of the first embodiment.
- FIG. 4 is a timing chart showing an operation of a signal potential conversion circuit shown in FIG. 3.
- FIG. 5 is a circuit diagram showing another modification of the first embodiment.
- FIG. 6 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to a second embodiment of the present invention.
- FIG. 7 is timing chart showing an operation of the signal potential conversion circuit shown in FIG. 6.
- FIG. 8 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to a third embodiment of the present invention.
- FIG. 9 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 8.
- FIG. 10 is a circuit diagram showing a structure of a conventional signal potential conversion circuit.
- FIG. 11 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 10.
- FIG. 1 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to the first embodiment of the invention.
- the signal potential conversion circuit includes inverters 1 - 3 , P channel MOS transistors 4 - 7 and N channel MOS transistors 9 - 11 .
- P channel MOS transistors 4 and 6 each have a gate length which is set longer than that of other MOS transistors 5 and 7 - 11 .
- P channel MOS transistors 4 and 6 each have current drive ability which is approximately one-tenth of current drive ability of other MOS transistors 5 and 7 - 11 .
- P channel MOS transistors 6 and 7 are connected respectively between a line of a boosted potential VPP and nodes N 6 and N 7 , having respective gates connected to nodes N 7 and N 6 respectively.
- N channel MOS transistors 10 and 11 are connected respectively between nodes N 6 and N 7 and a line of a ground potential GND.
- P channel MOS transistors 4 and 5 are connected respectively between the line of the boosted potential VPP and nodes N 4 and N 6 , having respective gates connected between the line of the ground potential GND and node N 4 .
- P channel MOS transistor 4 constitutes a resistance element.
- N channel MOS transistors 8 and 9 are connected in series between node N 4 and the line of the ground potential GND.
- An input signal VI is supplied to the gate of N channel MOS transistor 10 via inverter 1 and supplied to respective gates of N channel MOS transistors 9 and 11 via inverters 1 and 2 .
- a signal appearing on node N 7 is input to the gate of N channel MOS transistor 8 and is inverted by inverter 3 to be output as an output signal VO.
- Inverters 1 and 2 each include a P channel MOS transistor and an N channel MOS transistor connected in series between a line of a supply potential VDD and the line of the ground potential GND, outputting a signal of L level in response to input of a signal of H level and outputting a signal of H level in response to input of a signal of L level.
- Inverter 3 includes a P channel MOS transistor and an N channel MOS transistor connected in series between the line of the boosted potential VPP and the line of the ground potential GND, outputting a signal of L level in response to input of a signal of the boosted potential VPP and outputting a signal of the boosted potential VPP in response to input of a signal of L level.
- FIG. 2 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 1.
- input signal VI, an output signal ⁇ 2 of inverter 2 , node N 6 and output signal VO are all at L level
- an output signal ⁇ 1 of inverter 1 is at H level
- nodes N 4 and N 7 are both at the boosted potential VPP.
- MOS transistors 7 , 8 and 10 are conductive and MOS transistors 5 , 6 , 9 and 11 are nonconductive.
- node N 6 (corresponding to node N 34 ) in the conventional circuit that is charged when the potential on node N 35 (corresponding to node N 7 ) falls to L level, node N 6 (corresponding to node N 34 ) can be charged more speedily.
- N channel MOS transistor 7 When the potential on node N 6 falls to L level, P channel MOS transistor 7 is turned on, node N 7 is charged to the boosted potential VPP, and output signal VO falls to L level.
- N channel MOS transistor 8 is turned on when the potential on node N 7 rises to the boosted potential VPP, node N 4 is maintained at the boosted potential VPP and P channel MOS transistor 5 remains turned off since N channel MOS transistor 9 is turned off.
- P channel MOS transistor 5 is turned on in a pulse manner when input signal VI rises from L level to H level, and consequently node N 6 can be charged quickly. Further, since the current drive ability of P channel MOS transistor 6 is set low, node N 6 can be discharged speedily when input signal VI falls from H level to L level. In this way, P channel MOS transistor 7 can be controlled quickly in both transitions of input signal VI from L level to H level and that from H level to L level, and accordingly, conversion of a signal potential can be accomplished at a high speed.
- signal ⁇ 1 is supplied to the gate of N channel MOS transistor 10 and its source is grounded, the supply potential VDD may be applied to the gate of N channel MOS transistor 10 and signal ⁇ 2 may be supplied to its source as shown in FIG. 3. In this case, node N 6 can be raised by signal ⁇ 2 directly to VDD ⁇ Vthn as shown in FIG. 4.
- P channel MOS transistor 4 may be replaced with a resistance element 12 .
- Resistance element 12 may be constituted of a polysilicon layer or of a diffusion layer.
- FIG. 6 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to the second embodiment of the invention.
- this signal potential conversion circuit differs from the one shown in FIG. 1 in that P channel MOS transistor 6 is replaced with a P channel MOS transistor 16 and P channel MOS transistors 14 and 15 as well as N channel MOS transistors 18 and 19 are added.
- P channel MOS transistors 14 and 16 have respective gate lengths approximately equal to respective gate lengths of P channel MOS transistors 4 and 7 .
- P channel MOS transistors 4 and 14 each have current drive ability which is approximately one-tenth of that of other MOS transistors 5 , 7 - 11 , 15 , 16 , 18 and 19 .
- P channel MOS transistor 16 is connected between a line of a boosted potential VPP and a node N 6 , having its gate connected to a node N 7 .
- P channel MOS transistors 14 and 15 are connected respectively between the line of the boosted potential VPP and nodes N 14 and N 7 , having respective gates connected between a line of a ground potential GND and a node N 14 .
- P channel MOS transistor 14 constitutes a resistance element.
- N channel MOS transistors 18 and 19 are connected in series between node N 14 and the line of the ground potential GND.
- N channel MOS transistor 18 has its gate connected to node N 6 and N channel MOS transistor 19 has its gate receiving signal ⁇ 1 .
- FIG. 7 is a timing chart showing an operation of the signal potential conversion circuit in FIG. 6.
- input signal VI, signal ⁇ 2 , node N 6 and output signal VO are all at L level
- signal ⁇ 1 is at H level
- nodes N 4 , N 7 and N 14 are all at the boosted potential VPP.
- MOS transistors 7 , 8 , 10 and 19 are turned on and MOS transistors 5 , 9 , 11 , 15 and 16 are turned off.
- node N 6 When node N 6 is charged to the boosted potential VPP, P channel MOS transistor 7 is turned off, node N 7 falls to L level, and output signal VO rises to the boosted potential VPP. Further, when node N 6 is charged to the boosted potential VPP, N channel MOS transistor 18 is turned on, N channel MOS transistor 8 is turned off, node N 4 is charged to the boosted potential VPP and P channel MOS transistor 5 is turned off.
- P channel MOS transistor 5 is turned on in a pulse manner when input signal VI changes from L level to H level
- P channel MOS transistor 15 is turned on in a pulse manner when input signal VI changes from H level to L level. Therefore, nodes N 6 and N 7 can be charged and discharged speedily and accordingly a signal potential can be converted quickly. Further, the time period from transition of input signal VI from L level to H level to transition of output signal VO from L level to the boosted potential VPP can be made equal to the time period from transition of input signal VI from H level to L level to transition of output signal VO from the boosted potential VPP to L level.
- FIG. 8 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to the third embodiment of the invention.
- this signal potential conversion circuit differs from the one shown in FIG. 1 in that N channel MOS transistor 9 is eliminated, P channel MOS transistor 7 is replaced with a P channel MOS transistor 27 , and NOR gates 21 and 22 , P channel MOS transistors 24 and 25 and an N channel MOS transistor 28 are added.
- P channel MOS transistors 27 and 24 have respective gate lengths set approximately equal to those of P channel MOS transistors 6 and 4 respectively.
- P channel MOS transistors 4 , 6 , 24 and 27 each have current drive ability which is approximately one-tenth of that of MOS transistors 5 , 8 , 10 , 11 , 25 and 28 .
- N channel MOS transistor 8 The source of N channel MOS transistor 8 is directly grounded.
- P channel MOS transistor 2 7 is connected between a line of a boosted potential VPP and a node N 7 , having its gate connected to a node N 6 .
- P channel MOS transistors 24 and 25 are connected respectively between the line of the boosted potential VPP and nodes N 14 and N 7 , having respective gates connected between a line of a ground potential GND and node N 14 .
- N channel MOS transistor 24 constitutes a resistance element.
- N channel MOS transistor 28 is connected between node N 14 and the line of the ground potential GND.
- NOR gate 21 receives signal ⁇ 1 and a signal appearing on node N 6 and outputs a signal to be supplied to the gate of N channel MOS transistor 8 .
- NOR gate 22 receives signal ⁇ 2 and a signal appearing on node N 7 and outputs a signal to be supplied to the gate of N channel MOS transistor 28 .
- FIG. 9 is a timing chart showing an operatiosn of the signal potential conversion circuit in FIG. 8.
- input signal VI, signal ⁇ 2 , node N 6 and output signal VO are all at L level
- signal ⁇ 1 is at H level
- nodes N 4 , N 7 and N 14 are all at the boosted potential VPP.
- MOS transistors 10 and 27 are turned on and MOS transistors 5 , 6 , 8 , 11 , 25 and 28 are turned off.
- N channel MOS transistor 10 When signal ⁇ 1 falls to L level, N channel MOS transistor 10 is turned off. However, the potential on node NG increases slowly since the current drive ability of P channel MOS transistor 6 is low. Accordingly, an output signal of NOR gate 21 rises to H level to turn on N channel MOS transistor 8 , node N 4 falls to L level to turn on P channel MOS transistor 5 , and node N 6 is quickly charged to the boosted potential VPP. When node N 6 is charged to the boosted potential VPP, P channel MOS transistor 27 is turned off, the output signal of NOR gate 21 falls to L level to turn off N channel MOS transistor 8 , and node N 4 rises to the boosted potential VPP to turn off P channel MOS transistor 5 .
- output signal VO falls to L level
- the output signal of NOR gate 22 falls to L level to turn off N channel MOS transistor 28
- node N 14 rises to the boosted potential VPP to turn off P channel MOS transistor 25 .
- node N 7 can speedily be discharged when input signal VI rises from L level to H level. Further, when input signal VI falls from H level to L level, node N 7 can be charged quickly because P channel MOS transistor 25 is turned on in a pulse manner. Conversion of a signal potential can be performed quickly in both of the cases in which input signal VI changes from L level to H level and in which input signal VI changes from H level to L level.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to signal potential conversion circuits. In particular, the invention relates to a signal potential conversion circuit converting a first signal having one level of a first potential and the other level of a reference potential into a second signal hating one level of a second potential different from the first potential and the other level of the reference potential.
- 2. Description of the Background Art
- A semiconductor integrated circuit device has been provided with a signal potential conversion circuit for converting a signal potential into another signal potential. For example, a dynamic random access memory (hereinafter referred to as DRAM) has memory cells each including an N channel MOS transistor for access and a capacitor for information storage. Data of “H” (logical high) level (power supply potential VDD) or “L” (logical low) level (ground potential GND) is written into the capacitor. Data is written into/read from the capacitor via the N channel MOS transistor. In data writing/reading, for the purpose of preventing voltage drop in the N channel MOS transistor, a boosted potential (VPP) higher than the supply potential VDD is applied to the gate of the N channel MOS transistor. Peripheral control circuitry for writing/reading of data is driven by the supply voltage VDD. Therefore, in order to transmit a signal from the peripheral control circuitry to a memory cell, a signal potential conversion circuit is required to convert the supply potential VDD into the boosted potential VPP.
- FIG. 10 is a circuit diagram showing a structure of such a signal potential conversion circuit. Referring to FIG. 10, the signal potential conversion circuit includes inverters31-33, P
channel MOS transistors channel MOS transistors - P
channel MOS transistors channel MOS transistors channel MOS transistor 36 viainverter 31 and supplied to the gate of Nchannel MOS transistor 37 viainverters inverter 33 and output as an output signal VO. -
Inverters -
Inverter 33 includes a P channel MOS transistor and an N channel MOS transistor connected in series between the line of the boosted potential VPP and the line of the ground potential GND, outputting a signal of L level in response to input of a signal of the boosted potential VPP and outputting a signal of the boosted potential VPP in response to input of a signal of L level. - FIG. 11 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 10. In the initial state, input signal VI, an output signal φ32 from
inverter 32, node N34 and output signal VO are all at L level, an output signal φ31 frominverter 31 is at H level and node N35 is at the boosted potential VPP. At this time,MOS transistors MOS transistors - When input signal VI rises from L level to H level at a certain time, signal φ31 falls to L level to turn off N
channel MOS transistor 36 and signal φ32 rises to H level to turn on Nchannel MOS transistor 37. Accordingly, the potential on node N35 gradually decreases. When this potential becomes lower than VPP−|Vthp| (Vthp is the threshold voltage of the P channel MOS transistor), Pchannel MOS transistor 34 is turned on and node N34 rises to the boosted potential VPP. When node N34 reaches the boosted potential VPP, Pchannel MOS transistor 35 is turned off, node N35 falls to L level, and output signal VO rises to the boosted potential VPP. - Following this, when input signal VI falls from H level to L level, signal φ31 rises to H level to turn on N
channel MOS transistor 36 and signal φ32 falls to L level to turn off Nchannel MOS transistor 37. Accordingly, the potential on node N34 gradually decreases. When this potential becomes lower than VPP−|Vthp|, Pchannel MOS transistor 35 is turned on and node N35 rises to the boosted potential VPP. When node N35 reaches the boosted potential VPP, Pchannel MOS transistor 34 is turned off, node N34 falls to L level, and output signal VO falls to L level. - In order to achieve reduced power consumption and enhanced speed of semiconductor integrated circuit devices, reduction of a power supply voltage thereof is now proceeding. Reduction of a power supply voltage of the DRAM is also in progress. However, reduction of the voltage for circuit components related to reading/writing of data from/into a memory cell cannot be promoted because of the necessity of maintaining a high-speed operation. Consequently, the difference between the voltage level of the peripheral control circuitry and the voltage level of the circuit components related to reading/writing of a memory cell is likely to become greater so that the difference between the input voltage VDD and the output voltage VPP of the signal potential conversion circuit tends to increase.
- Regarding the conventional signal potential conversion circuit, node N34 should be charged to VPP−|Vthp| or higher for turning off P
channel MOS transistor 35 when input signal VI rises from L level to H level. If the potential difference between the boosted potential VPP and the supply potential VDD becomes greater, the off level VPP−|Vthp| of N channel MOS transistor N35 becomes higher and accordingly charging of node N34 to VPP−|Vthp| takes a longer time. In other words, a problem of the conventional signal potential conversion circuit is that the increased difference between the input voltage VDD and the output voltage VPP prolongs the time required to convert a signal potential. - Although node N34 can be charged speedily by increasing the gate width of P
channel MOS transistor 34 to enhance the current drive ability of Pchannel MOS transistor 34, discharging of node N34 to L level takes a longer time. Therefore, regarding the conventional signal potential conversion circuit, the time required for converting a signal potential cannot be shortened for both of the cases in which input signal VI rises from L level to H level and in which input signal VI falls from H level to L level. - One object of the present invention is accordingly to provide a signal potential conversion circuit capable of converting a signal potential speedily.
- According to the present invention, a signal potential conversion circuit includes a discharge circuit discharging, in response to change of a first signal from a first potential to a reference potential, a first output node to the reference potential, the first output node provided for outputting a second signal, and discharging, in response to change of the first signal from the reference potential to the first potential, a second output node to the reference potential, the second output node provided for outputting a complementary signal of the second signal. The signal potential conversion circuit further includes a charge circuit including a first transistor and a second transistor having respective first electrodes both connected to a line of a second potential, respective second electrodes connected to the first and second output nodes respectively and respective input electrodes connected to the second and first output nodes respectively, the charge circuit charging to the second potential one of the first and second output nodes having a higher potential than that of the other output node. The signal potential conversion circuit further includes a third transistor of a first conductivity type connected between the line of the second potential and the second output node, and a first control circuit turning on the third transistor in a pulse manner in response to change of the first signal from the first potential to the reference potential. In this way, when the first signal changes from the first potential to the reference potential, the third transistor is turned on in a pulse manner to enable the second output node to be charged speedily. The third transistor is not turned on when the first signal changes from the reference potential to the first potential to enable the second output node to be discharged speedily. The second transistor can thus be controlled quickly and accordingly a speedily conversion of a signal potential is possible.
- Preferably, the first control circuit turns on the third transistor when the first signal has the reference potential and the first output node has a potential higher than a predetermined third potential. In this case, the third transistor is turned on when the first signal has the reference potential while the potential on the first output node is still higher than the third potential.
- More preferably, the first control circuit includes a first resistance element connected between the line of the second potential and an input electrode of the third transistor, a fourth transistor of a second conductivity type having its first electrode connected to the input electrode of the third transistor and its input electrode connected to the first output node and turned on when the first output node has a potential higher than the third potential, and a fifth transistor of the second conductivity type connected between a second electrode of the fourth transistor and a line of the reference potential and turned on when the first signal has the reference potential. In this case, when the first signal has the reference potential and the first output node has its potential higher than the third potential, the fourth and fifth transistors are turned on and the third transistor with its input electrode having the reference potential is turned on.
- Still more preferably, a current level which the second transistor can flow is set sufficiently lower than a current level which the discharge circuit can flow. In this case, the second output node can more speedily be discharged when the first signal changes from the reference potential to the first potential.
- Still more preferably, the signal potential conversion circuit further includes a sixth transistor of the first conductivity type connected between the line of the second potential and the first output node, and a second control circuit turning on the sixth transistor in a pulse manner in response to change of the first signal from the reference potential to the first potential. In this case, the first output node can speedily be charged since the sixth transistor is turned on in a pulse manner when the first signal changes from the reference potential to the first potential. Further, the first output node can quickly be discharged since the sixth transistor is not turned on when the first signal changes from the first potential to the reference potential. In this way, the second transistor clan quickly be controlled to enable conversion of a signal potential to be accomplished more speedily.
- Still more preferably, the second control circuit turns on the sixth transistor when the first signal has the first potential and the second output node has a potential higher than a predetermined third potential. In this case, the sixth transistor is turned on when the second output node has a potential between the third potential and the second potential.
- Still more preferably, the second control circuit includes a second resistance element connected between the line of the second potential and an input electrode of the sixth transistor, a seventh transistor of the second conductivity type having its first electrode connected to the input electrode of the sixth transistor and its input electrode connected to the second output node and turned on when the second output node has a potential higher than the third potential, and an eighth transistor of the second conductivity type connected between a second electrode of the seventh transistor and the line of the reference potential and turned on when the first signal has the first potential. In this case, when the first signal has the first potential and the second output node has a potential higher than the third potential, the seventh and eighth transistors are turned on and the sixth transistor with its input electrode having the reference potential is turned on.
- Still more preferably, the first control circuit turns on the third transistor when the first signal has the reference potential and the second output node has a potential lower than a predetermined third potential. In this case, the third transistor is turned on when the first signal has the reference potential while the second output node has a potential which is still lower than the third potential.
- Still more preferably, the first control circuit includes a first resistance element connected between the line of the second potential and the input electrode of the third transistor, a fourth transistor of the second conductivity type connected between the input electrode of the third transistor and the line of the reference potential, and a first logic circuit turning on the fourth transistor when the first signal has the reference potential and the second output node has a potential lower than the third potential. In this case, when the first signal has the reference potential and the second output node has a potential lower than the third potential, the fourth transistor is turned on and the third transistor with its input electrode having the reference potential is turned on.
- Still more preferably, the signal potential conversion circuit further includes a fifth transistor of the first conductivity type connected between the line of the second potential and the first output node, and a second control circuit turning on the fifth transistor in a pulse manner in response to change of the first signal from the reference potential to the first potential. In this case, the fifth transistor is turned on in a pulse manner when the first signal changes from the reference potential to the first potential so that the first output node can be charged speedily. As the fifth transistor is not turned on when the first signal changes from the first potential to the reference potential, the first output node can be discharged quickly. In this way, speedy control of the second transistor is possible and thus conversion of a signal potential can be done more quickly.
- Still more preferably, the second control circuit turns on the fifth transistor when the first signal has the first potential and the first output node has a potential lower than the third potential. In this case, the fifth transistor is turned on when the first signal has the first potential while the potential on the first output node is still lower than the third potential.
- Still more preferably, the second control circuit includes a second resistance element connected between the line of the second potential and an input electrode of the fifth transistor, a sixth transistor of the second conductivity type connected between the input electrode of the fifth transistor and the line of the reference potential, and a second logic circuit turning on the sixth transistor when the first signal has the first potential and the first output node has a potential lower than the third potential. In this case, when the first signal has the first potential and the potential on the first output node is lower than the third potential, the sixth transistor is turned on and the fifth transistor with its input electrode having the reference potential is turned on.
- Still more preferably, a current level which the first and second transistors each can flow is set sufficiently lower than a current level which the discharge circuit can flow. In this case, discharge of the first and second output nodes can be performed more quickly.
- Still more preferably, the discharge circuit includes a ninth transistor of the second conductivity type connected between the first output node and the line of the reference potential and turned on when the first signal has the level of the reference potential, and a tenth transistor of the second conductivity type connected between the second output node and the line of the reference potential and turned on when the first signal has the level of the first potential. In this case, the discharge circuit can easily be constructed.
- Still more preferably, the discharge circuit includes a ninth transistor of the second conductivity type connected between the first output node and the line of the reference potential and turned on when the first signal has the level of the reference potential, and a tenth transistor of the second conductivity type having a first electrode connected to the second output node, a second electrode receiving a complementary signal of the first signal and an input electrode receiving the first potential, and turned on when the first signal has the level of the first potential. In this case, a complementary signal of the first signal can be transmitted to the second output node.
- The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
- FIG. 1 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to a first embodiment of the present invention.
- FIG. 2 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 1.
- FIG. 3 is a circuit diagram showing a modification of the first embodiment.
- FIG. 4 is a timing chart showing an operation of a signal potential conversion circuit shown in FIG. 3.
- FIG. 5 is a circuit diagram showing another modification of the first embodiment.
- FIG. 6 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to a second embodiment of the present invention.
- FIG. 7 is timing chart showing an operation of the signal potential conversion circuit shown in FIG. 6.
- FIG. 8 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to a third embodiment of the present invention.
- FIG. 9 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 8.
- FIG. 10 is a circuit diagram showing a structure of a conventional signal potential conversion circuit.
- FIG. 11 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 10.
- First Embodiment
- FIG. 1 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to the first embodiment of the invention. Referring to FIG. 1, the signal potential conversion circuit includes inverters1-3, P channel MOS transistors 4-7 and N channel MOS transistors 9-11. P
channel MOS transistors other MOS transistors 5 and 7-11. Pchannel MOS transistors other MOS transistors 5 and 7-11. - P
channel MOS transistors channel MOS transistors channel MOS transistors channel MOS transistor 4 constitutes a resistance element. Nchannel MOS transistors channel MOS transistor 10 viainverter 1 and supplied to respective gates of Nchannel MOS transistors inverters channel MOS transistor 8 and is inverted byinverter 3 to be output as an output signal VO. - Inverters1 and 2 each include a P channel MOS transistor and an N channel MOS transistor connected in series between a line of a supply potential VDD and the line of the ground potential GND, outputting a signal of L level in response to input of a signal of H level and outputting a signal of H level in response to input of a signal of L level.
-
Inverter 3 includes a P channel MOS transistor and an N channel MOS transistor connected in series between the line of the boosted potential VPP and the line of the ground potential GND, outputting a signal of L level in response to input of a signal of the boosted potential VPP and outputting a signal of the boosted potential VPP in response to input of a signal of L level. - FIG. 2 is a timing chart showing an operation of the signal potential conversion circuit shown in FIG. 1. In the initial state, input signal VI, an output signal φ2 of
inverter 2, node N6 and output signal VO are all at L level, an output signal φ1 ofinverter 1 is at H level, and nodes N4 and N7 are both at the boosted potential VPP. At this time,MOS transistors MOS transistors - When input signal VI rises from L level to H level at a certain time, signal φ1 falls to L level so that N
channel MOS transistor 10 is turned off and signal φ2 rises to H level so that Nchannel MOS transistors channel MOS transistor 8 is not turned off until the potential on node N7 decreases below Vthn (Vthn is a threshold voltage of the N channel MOS transistor). Therefore, the potential on node N4 falls from the boosted potential VPP to L level, Pchannel MOS transistor 5 is turned on and node N6 is charged to the boosted potential VPP. At this time, the potential on node N4 falls earlier than the potential on node N7. Then, compared with node N34 (corresponding to node N6) in the conventional circuit that is charged when the potential on node N35 (corresponding to node N7) falls to L level, node N6 (corresponding to node N34) can be charged more speedily. - When node N6 rises to the boosted potential VPP, P
channel MOS transistor 7 is turned off, node N7 falls to L level, and output signal VO rises to the boosted potential VPP. In addition, when node N6 reaches the boosted potential VPP, Nchannel MOS transistor 8 is turned off, node N4 is charged to the boosted potential, and Pchannel MOS transistor 5 is turned off. - Following this, when input signal VI falls from H level to L level, signal φ1 rises to H level so that N
channel MOS transistor 10 is turned on, and signal φ2 falls to L level so that Nchannel MOS transistors channel MOS transistor 6 has its current drive ability set to approximately one-tenth of that of Nchannel MOS transistor 10, it is possible to cause, compared with the conventional circuit in which Pchannel MOS transistor 34 and Nchannel MOS transistor 36 have approximately the same current drive ability, the potential on node N6 (corresponding to node 34) to fall to L level more speedily. - When the potential on node N6 falls to L level, P
channel MOS transistor 7 is turned on, node N7 is charged to the boosted potential VPP, and output signal VO falls to L level. Although Nchannel MOS transistor 8 is turned on when the potential on node N7 rises to the boosted potential VPP, node N4 is maintained at the boosted potential VPP and Pchannel MOS transistor 5 remains turned off since Nchannel MOS transistor 9 is turned off. - According to the first embodiment, P
channel MOS transistor 5 is turned on in a pulse manner when input signal VI rises from L level to H level, and consequently node N6 can be charged quickly. Further, since the current drive ability of Pchannel MOS transistor 6 is set low, node N6 can be discharged speedily when input signal VI falls from H level to L level. In this way, Pchannel MOS transistor 7 can be controlled quickly in both transitions of input signal VI from L level to H level and that from H level to L level, and accordingly, conversion of a signal potential can be accomplished at a high speed. - Although signal φ1 is supplied to the gate of N
channel MOS transistor 10 and its source is grounded, the supply potential VDD may be applied to the gate of Nchannel MOS transistor 10 and signal φ2 may be supplied to its source as shown in FIG. 3. In this case, node N6 can be raised by signal φ2 directly to VDD−Vthn as shown in FIG. 4. - As shown in FIG. 5, P
channel MOS transistor 4 may be replaced with aresistance element 12.Resistance element 12 may be constituted of a polysilicon layer or of a diffusion layer. - Second Embodiment
- FIG. 6 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to the second embodiment of the invention. Referring to FIG. 6, this signal potential conversion circuit differs from the one shown in FIG. 1 in that P
channel MOS transistor 6 is replaced with a Pchannel MOS transistor 16 and Pchannel MOS transistors channel MOS transistors channel MOS transistors channel MOS transistors channel MOS transistors other MOS transistors 5, 7-11, 15, 16, 18 and 19. - P
channel MOS transistor 16 is connected between a line of a boosted potential VPP and a node N6, having its gate connected to a node N7. Pchannel MOS transistors channel MOS transistor 14 constitutes a resistance element. Nchannel MOS transistors channel MOS transistor 18 has its gate connected to node N6 and Nchannel MOS transistor 19 has its gate receiving signal φ1. - FIG. 7 is a timing chart showing an operation of the signal potential conversion circuit in FIG. 6. In the initial state, input signal VI, signal φ2, node N6 and output signal VO are all at L level, signal φ1 is at H level, and nodes N4, N7 and N14 are all at the boosted potential VPP. At this time,
MOS transistors MOS transistors - When input signal VI rises from L level to H level at a certain time, signal φ1 falls to L level to turn off N
channel MOS transistors channel MOS transistors channel MOS transistor 8 is not turned off until the potential on node N7 lowers below Vthn. The potential on node N4 thus falls from the boosted potential VPP to L level, Pchannel MOS transistor 5 is turned on and node N6 is charged to the boosted potential VPP. - When node N6 is charged to the boosted potential VPP, P
channel MOS transistor 7 is turned off, node N7 falls to L level, and output signal VO rises to the boosted potential VPP. Further, when node N6 is charged to the boosted potential VPP, Nchannel MOS transistor 18 is turned on, Nchannel MOS transistor 8 is turned off, node N4 is charged to the boosted potential VPP and Pchannel MOS transistor 5 is turned off. - When input signal VI then falls from H level to L level, signal φ1 rises to H level to turn on N
channel MOS transistors channel MOS transistors channel MOS transistor 18 is not turned off until the potential on node N6 lowers below Vthn. Then, the potential on node N14 falls from the boosted potential VPP to L level, Pchannel MOS transistor 15 is turned on, node N7 is charged to the boosted potential VPP and output signal VO falls to L level. When node N7 is charged to the boosted potential VPP, Pchannel MOS transistor 16 is turned off so that node N6 falls to L level and Nchannel MOS transistor 18 is turned off so that node N14 is charged to the boosted potential VPP. Further, Pchannel MOS transistor 15 is turned off. - According to the second embodiment, P
channel MOS transistor 5 is turned on in a pulse manner when input signal VI changes from L level to H level, and Pchannel MOS transistor 15 is turned on in a pulse manner when input signal VI changes from H level to L level. Therefore, nodes N6 and N7 can be charged and discharged speedily and accordingly a signal potential can be converted quickly. Further, the time period from transition of input signal VI from L level to H level to transition of output signal VO from L level to the boosted potential VPP can be made equal to the time period from transition of input signal VI from H level to L level to transition of output signal VO from the boosted potential VPP to L level. - Third Embodiment
- FIG. 8 is a circuit diagram showing a structure of a signal potential conversion circuit of a DRAM according to the third embodiment of the invention. Referring to FIG. 8, this signal potential conversion circuit differs from the one shown in FIG. 1 in that N
channel MOS transistor 9 is eliminated, Pchannel MOS transistor 7 is replaced with a Pchannel MOS transistor 27, and NORgates channel MOS transistors channel MOS transistor 28 are added. Pchannel MOS transistors channel MOS transistors channel MOS transistors MOS transistors - The source of N
channel MOS transistor 8 is directly grounded. Pchannel MOS transistor 2 7 is connected between a line of a boosted potential VPP and a node N7, having its gate connected to a node N6. Pchannel MOS transistors channel MOS transistor 24 constitutes a resistance element. Nchannel MOS transistor 28 is connected betweennode N 14 and the line of the ground potential GND. NORgate 21 receives signal φ1 and a signal appearing on node N6 and outputs a signal to be supplied to the gate of Nchannel MOS transistor 8. NORgate 22 receives signal φ2 and a signal appearing on node N7 and outputs a signal to be supplied to the gate of Nchannel MOS transistor 28. - FIG. 9 is a timing chart showing an operatiosn of the signal potential conversion circuit in FIG. 8. In the initial state, input signal VI, signal φ2, node N6 and output signal VO are all at L level, signal φ1 is at H level, and nodes N4, N7 and N14 are all at the boosted potential VPP. At this time,
MOS transistors MOS transistors - When input signal VI rises from L level to H level at a certain time, signal φ1 falls to L level, signal φ2 rises to H level, N
channel MOS transistor 11 is turned on to cause node N7 to fall to L level, and output signal VO rises to the boosted potential VPP. As Pchannel MOS transistor 27 has its current drive ability set to approximately one-tenth of that of Pchannel MOS transistor 11, node N7 quickly falls to L level. - When signal φ1 falls to L level, N
channel MOS transistor 10 is turned off. However, the potential on node NG increases slowly since the current drive ability of Pchannel MOS transistor 6 is low. Accordingly, an output signal of NORgate 21 rises to H level to turn on Nchannel MOS transistor 8, node N4 falls to L level to turn on Pchannel MOS transistor 5, and node N6 is quickly charged to the boosted potential VPP. When node N6 is charged to the boosted potential VPP, Pchannel MOS transistor 27 is turned off, the output signal of NORgate 21 falls to L level to turn off Nchannel MOS transistor 8, and node N4 rises to the boosted potential VPP to turn off Pchannel MOS transistor 5. - Following this, when input signal VI falls from H level to L level, signal φ1 rises to H level to turn on N
channel MOS transistor 10 and signal φ2 falls to L level to turn off Nchannel MOS transistor 11. Because of the low current drive ability of Pchannel MOS transistors gate 22 rises to H level to turn on Nchannel MOS transistor 28, node N14 falls to L level to turn on Pchannel MOS transistor 25, and node N7 is quickly charged. When node N7 is charged to the boosted potential VPP, output signal VO falls to L level, the output signal of NORgate 22 falls to L level to turn off Nchannel MOS transistor 28, and node N14 rises to the boosted potential VPP to turn off Pchannel MOS transistor 25. - According to the third embodiment, because of the low current drive ability of P
channel MOS transistor 27, node N7 can speedily be discharged when input signal VI rises from L level to H level. Further, when input signal VI falls from H level to L level, node N7 can be charged quickly because Pchannel MOS transistor 25 is turned on in a pulse manner. Conversion of a signal potential can be performed quickly in both of the cases in which input signal VI changes from L level to H level and in which input signal VI changes from H level to L level. - Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.
Claims (15)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000157618A JP2001339290A (en) | 2000-05-29 | 2000-05-29 | Signal potential converting circuit |
JP2000-157618(P) | 2000-05-29 | ||
JP12-157618 | 2000-05-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010045859A1 true US20010045859A1 (en) | 2001-11-29 |
US6373315B2 US6373315B2 (en) | 2002-04-16 |
Family
ID=18662219
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/793,997 Expired - Fee Related US6373315B2 (en) | 2000-05-29 | 2001-02-28 | Signal potential conversion circuit |
Country Status (3)
Country | Link |
---|---|
US (1) | US6373315B2 (en) |
JP (1) | JP2001339290A (en) |
KR (1) | KR100419816B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100109745A1 (en) * | 2004-09-21 | 2010-05-06 | Renesas Technology Corp. | Level conversion circuit for converting voltage amplitude of signal |
TWI403090B (en) * | 2010-11-19 | 2013-07-21 | Via Tech Inc | Level shifter |
EP2789101A4 (en) * | 2011-12-08 | 2015-06-24 | Intel Corp | Voltage compensated level-shifter |
TWI497914B (en) * | 2013-01-21 | 2015-08-21 | Orise Technology Co Ltd | Level shifter with time-partition transformation |
EP3979498A1 (en) * | 2020-09-30 | 2022-04-06 | NXP USA, Inc. | Level shifter circuit with integrated feedback circuit and dc-dc converter |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6734705B2 (en) * | 2001-08-29 | 2004-05-11 | Texas Instruments Incorporated | Technique for improving propagation delay of low voltage to high voltage level shifters |
JP2003347926A (en) | 2002-05-30 | 2003-12-05 | Sony Corp | Level shift circuit, display apparatus, and mobile terminal |
GB2390239B (en) * | 2002-06-25 | 2006-11-08 | Micron Technology Inc | Voltage level shifting circuit with improved switching speed |
JP4063047B2 (en) * | 2002-10-30 | 2008-03-19 | 松下電器産業株式会社 | Level shift circuit |
AU2003280645A1 (en) * | 2002-10-31 | 2004-05-25 | Nec Corporation | Level converting circuit |
WO2004042923A1 (en) * | 2002-11-06 | 2004-05-21 | Nec Corporation | Level conversion circuit |
US6819159B1 (en) * | 2003-04-29 | 2004-11-16 | International Business Machines Corporation | Level shifter circuit |
KR100528480B1 (en) * | 2003-12-09 | 2005-11-15 | 삼성전자주식회사 | Electrical-fuse circuit of semiconductor device |
US7205820B1 (en) * | 2004-07-08 | 2007-04-17 | Pmc-Sierra, Inc. | Systems and methods for translation of signal levels across voltage domains |
US7151400B2 (en) * | 2004-07-13 | 2006-12-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Boost-biased level shifter |
US7038492B2 (en) * | 2004-08-06 | 2006-05-02 | Faraday Technology Corp. | Programmable level shifter for wide range operation purpose |
US20070164789A1 (en) * | 2006-01-17 | 2007-07-19 | Cypress Semiconductor Corp. | High Speed Level Shift Circuit with Reduced Skew and Method for Level Shifting |
FR2935208B1 (en) * | 2008-08-19 | 2010-08-13 | St Microelectronics Sa | LEVEL TRANSLATOR CIRCUIT |
US8102199B2 (en) * | 2008-11-18 | 2012-01-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Ultra-low voltage level shifting circuit |
US8018251B1 (en) | 2010-06-01 | 2011-09-13 | Pmc-Sierra, Inc. | Input/output interfacing with low power |
US8446173B1 (en) | 2010-11-03 | 2013-05-21 | Pmc-Sierra, Inc. | Scalable high-swing transmitter with rise and/or fall time mismatch compensation |
CN101969305B (en) * | 2010-11-09 | 2012-09-05 | 威盛电子股份有限公司 | Potential conversion circuit |
TWI524674B (en) * | 2013-08-07 | 2016-03-01 | 立錡科技股份有限公司 | Level shift circuit |
KR20150090945A (en) * | 2014-01-29 | 2015-08-07 | 삼성전기주식회사 | Gate driver including the level shifter and dirving method for the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4450371A (en) * | 1982-03-18 | 1984-05-22 | Rca Corporation | Speed up circuit |
US4532436A (en) * | 1983-09-30 | 1985-07-30 | Rca Corporation | Fast switching circuit |
US4695744A (en) * | 1985-12-16 | 1987-09-22 | Rca Corporation | Level shift circuit including source follower output |
US5896043A (en) * | 1989-02-10 | 1999-04-20 | Fuji Electric Co., Ltd. | Level shift circuit |
JPH06243680A (en) | 1993-02-22 | 1994-09-02 | Mitsubishi Electric Corp | Signal level conversion circuit |
KR0169157B1 (en) * | 1993-11-29 | 1999-02-01 | 기다오까 다까시 | Semiconductor circuit and mos-dram |
-
2000
- 2000-05-29 JP JP2000157618A patent/JP2001339290A/en active Pending
-
2001
- 2001-02-28 US US09/793,997 patent/US6373315B2/en not_active Expired - Fee Related
- 2001-05-11 KR KR10-2001-0025808A patent/KR100419816B1/en not_active IP Right Cessation
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100109745A1 (en) * | 2004-09-21 | 2010-05-06 | Renesas Technology Corp. | Level conversion circuit for converting voltage amplitude of signal |
US8067961B2 (en) * | 2004-09-21 | 2011-11-29 | Renesas Electronics Corporation | Level conversion circuit for converting voltage amplitude of signal |
TWI403090B (en) * | 2010-11-19 | 2013-07-21 | Via Tech Inc | Level shifter |
EP2789101A4 (en) * | 2011-12-08 | 2015-06-24 | Intel Corp | Voltage compensated level-shifter |
TWI497914B (en) * | 2013-01-21 | 2015-08-21 | Orise Technology Co Ltd | Level shifter with time-partition transformation |
EP3979498A1 (en) * | 2020-09-30 | 2022-04-06 | NXP USA, Inc. | Level shifter circuit with integrated feedback circuit and dc-dc converter |
US11777476B2 (en) | 2020-09-30 | 2023-10-03 | Nxp Usa, Inc. | Level shifter circuit with integrated feedback circuit, dc-dc converter, and method |
Also Published As
Publication number | Publication date |
---|---|
US6373315B2 (en) | 2002-04-16 |
JP2001339290A (en) | 2001-12-07 |
KR100419816B1 (en) | 2004-02-25 |
KR20010109095A (en) | 2001-12-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6373315B2 (en) | Signal potential conversion circuit | |
US9672901B2 (en) | Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage | |
US6940746B2 (en) | Semiconductor memory device | |
US4716313A (en) | Pulse drive circuit | |
US4616143A (en) | High voltage bootstrapping buffer circuit | |
US5886942A (en) | Word line driver and semiconductor device | |
US20010043104A1 (en) | Delay circuit applied to semiconductor memory device having auto power-down function | |
US6707703B2 (en) | Negative voltage generating circuit | |
JP3755907B2 (en) | Voltage generation circuit | |
KR100295301B1 (en) | Semiconductor mamory device with input/output masking function without destruction of data bit | |
US5579276A (en) | Internal voltage boosting circuit in a semiconductor memory device | |
US6430093B1 (en) | CMOS boosting circuit utilizing ferroelectric capacitors | |
US6181610B1 (en) | Semiconductor device having current auxiliary circuit for output circuit | |
JP3544933B2 (en) | Semiconductor integrated circuit | |
KR100282082B1 (en) | Word line driver circuit | |
KR100210734B1 (en) | Logic and lever converter and semiconductor device | |
US5905400A (en) | Circuit configuration for generating a boosted output voltage | |
JP3157697B2 (en) | Semiconductor storage device | |
US7570106B2 (en) | Substrate voltage generating circuit with improved level shift circuit | |
JP2004199763A (en) | Semiconductor integrated circuit device | |
KR0144170B1 (en) | Memory cell | |
JP2780882B2 (en) | Equalize circuit for semiconductor memory device | |
JPH0370320B2 (en) | ||
JPH0459807B2 (en) | ||
KR19990057786A (en) | Low power circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TSUJI, TAKAHARU;TOMISHIMA, SHIGEKI;OOISHI, TSUKASA;REEL/FRAME:011602/0197 Effective date: 20010124 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITSUBISHI DENKI KABUSHIKI KAISHA;REEL/FRAME:025980/0219 Effective date: 20110307 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140416 |