US20010023462A1 - Information processing system - Google Patents
Information processing system Download PDFInfo
- Publication number
- US20010023462A1 US20010023462A1 US09/777,960 US77796001A US2001023462A1 US 20010023462 A1 US20010023462 A1 US 20010023462A1 US 77796001 A US77796001 A US 77796001A US 2001023462 A1 US2001023462 A1 US 2001023462A1
- Authority
- US
- United States
- Prior art keywords
- bus
- identifier
- adapter
- destination
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
Definitions
- the present invention relates to a bus control system for use in a data processing apparatuses such as a personal computer and a work station, and in particular, to improvement of a bus control system supporting a so-called split transfer protocol in which between a start cycle of an access operation of a processor and a response cycle for the access operation from an input/output (I/O) device related thereto, it is possible to insert on an identical bus a start cycle of an access operation of another processor.
- I/O input/output
- FIG. 15 shows an example of a typical timing of the split transfer protocol.
- ADDT[ 0 - 63 ] stands for an address/data bus on which 8-byte (64-bit) addresses and data are multiplexed
- ADRV denotes an address valid signal indicating that an effective address is being outputted onto the bus ADDT
- DATAV designates a data valid signal indicating that an effective data item is being outputted onto the bus ADDT.
- a module for example, a processor
- a module initiating a read access operation acquires a bus mastership of the bus ADDT.
- the module then enables the signal ADRV and outputs an address specifying a module to be accessed onto the bus ADDT.
- the initiating module notifies that the access being initiated is a split read access to the destination module (for example, a bus adapter connected to a plurality of I/O devices) via a mode specification control signal line CONT (at a timing 1301 of FIG. 15).
- the source module renounces or releases the bus mastership to terminate the start cycle.
- the destination module designated by the address obtains the mastership of the bus ADDT when read data becomes to be ready for the access.
- the destination module then enables the signal ADRV and sends an address specifying a module to be accessed onto the bus ADDT. That is, it is to be noted that the same address is outputted onto the bus ADDT from the source and destination modules.
- the initiating module reports the terminating module via the line CONT that the access being initiated is a response to the split read access (at a timing 1302 of FIG. 15).
- the data valid signal DATAV is enabled and an effective data item is outputted onto the bus ADDT[ 0 - 63 ].
- the destination module then releases the bus mastership and terminates the response cycle.
- the source module checks the contents on the line CONT and the access destination address on the bus ADDT to determine that the data is sent in response to the initiated access operation so as to get the response data.
- each module connected to a bus is assigned with an identifier (ID) as identification thereof such that a module initiating an access operation outputs in a start or initiation cycle an address of the access destination onto the bus and an identifier of the initiating module onto a module identifier transfer line disposed as a separate line with respect to the bus, thereby notifying the address and the identifier to the module of the access destination.
- ID an identifier
- the destination module sends data onto the bus and an identifier of the initiating module onto the module identifier transfer line, thereby transmitting the data and the identifier to the initiating module.
- an identifier may be similarly assigned to each module connected to the bus in each hierarchic layer.
- the bus adapter related to the initiating modules can appropriately distribute response data items to the respective modules based on the identifiers thereof. Namely, in a multimedia system, each processor can output an I/O access onto an identical system bus in a concurrent fashion; consequently, the response time is minimized for an access request on the system bus.
- FIG. 1 is a signal timing chart for explaining the operation of a bus control system according to the present invention
- FIG. 2 is a schematic diagram showing the configuration of a data processing system in a first embodiment to which the bus control system is applied according to the present invention
- FIG. 3 is a diagram useful to explain flows of data in the data processing system of FIG. 2;
- FIG. 4 is a diagram schematically showing a bus adapter in the data processing system of FIG. 3;
- FIG. 5 is a schematic diagram showing the constitution of a data processing system in a second embodiment to which the bus control system is applied according to the present invention
- FIGS. 6 to 9 are diagrams for explaining flows of data in the data processing system of FIG. 5;
- FIG. 10 is a schematic diagram showing an example of the configuration of the bus adapter in the data processing system of FIG. 5;
- FIG. 11 is a signal timing chart for explaining the bus control operation in the data processing system of FIG. 5;
- FIGS. 12A and 12B are timing charts useful to explain the difference between the periods of response time for access requests in the data processing system of FIG. 5;
- FIGS. 13 and 14 are diagrams respectively showing the configuration and data flows of a data processing system in a third embodiment to which the bus control system is applied according to the present invention.
- FIG. 15 is a signal timing chart showing the operation of a conventional bus control system.
- FIG. 1 shows timings of signals in a split read access in the bus control system according to the present invention.
- FIG. 1 shows timings of signals in a split read access in the bus control system according to the present invention.
- the present invention there is unnecessitated a cycle in which an address of an access destination outputted from an initiation module at an issuance of an access request is returned in response to the access initiation from a module of the access destination onto the bus ADDT.
- the destination module outputs an identifier of the initiating module onto a module identifier transfer line in the response operation.
- the source module After obtaining the mastership of the bus ADDT, the source module enables the address valid signal ADRV and outputs the address of the access destination module onto the bus ADDT, thereby specifying the destination module.
- the initiating module notifies that the access being initiated is a split read access via a mode specification control signal line CONT to the destination module (at a timing 105 of FIG. 1).
- the source module transmits an identifier thereof via a module identifier transfer line SINKMOD[ 0 - 3 ] to the source module (at a timing 103 of FIG. 1). Thereafter, the source module releases the mastership of the bus ADDT to terminate the start cycle.
- the destination module having received the split read access issues a request for the bus mastership when a read data item to be sent to the source module is ready for transmission.
- the destination module On acquiring the mastership, the destination module enables the data valid signal DATAV and outputs an effective read data item onto the bus ADDT[ 0 - 63 ].
- the destination module notifies that the transfer data being returned is a reply to the split read access to the source module via the line CONT (at a timing 106 of FIG. 1).
- the destination module outputs the identifier of source module via the line SINKMOD[ 0 - 3 ] to the source module (at a timing 104 of FIG. 19).
- the destination module releases the mastership of the bus ADD to finish the response cycle.
- the initiating module checks information sent from the destination module, namely, the mode specification control signal and the identifier of the source module on the line SINKMOD to determine an answer to the access issued therefrom. As a result, the initiating module obtains the response data.
- FIG. 2 is a diagram showing the construction of a data processing system in a first embodiment to which the bus control system is applied according to the present invention.
- the data processing system has a plurality of system buses disposed in a hierarchic structure and a plurality of bus adapters arranged therebetween with identifiers assigned respectively thereto. That is, the system includes high-speed processor buses 201 and 202 , a system bus 205 , and I/O buses 209 to 211 . In this regard, these buses are collectively called a bus in this specification.
- Reference numerals 203 and 204 respectively designate bus adapters as interface units between the system bus 205 and the high-speed processor buses 201 and 202 to transfer data therebetween.
- Numerals 206 to 208 respectively denote bus adapters for establishing interface between the system bus 205 and the I/O buses 209 to 211 to transfer data therebetween.
- the bus adapters 203 , 204 , 206 , 207 , and 208 are assigned with identifiers “0”, “1”, “2”, “3”, and “4”, respectively.
- FIG. 2 The embodiment shown in FIG. 2 is generally implemented in many cases in a system configuration in which a plurality of processors are connected to a single high-speed processor bus.
- FIG. 3 shows flows of data in which the bus control system of FIG. 1 according to the present invention is applied to the data processing system of FIG. 2.
- a bus adapter 305 is utilized as an initiating module; whereas, a bus adapter 308 is employed as a destination module.
- the constitution of FIG. 3 includes processors P 1 301 , P 2 302 , and P 3 303 , a processor bus 304 associated with a multiprocessor, a system bus 307 , and I/O buses 311 to 313 . These buses will be collectively called a bus.
- bus adapter 305 As an interface unit between the system bus 307 and the processor bus 304 .
- a reference numeral 308 denotes a bus adapter for conducting an interface function between the system bus 307 and the I/O bus 311 .
- Numeral 309 denotes a bus adapter as an interface unit between the system bus and the I/O bus 312 .
- Reference numeral 310 designates a bus adapter for establishing interface between the system bus 307 and the I/O bus 312 .
- Numerals 314 and 315 indicate I/O buses connected to the I/O bus 311
- numerals 316 and 167 are I/O devices linked with the I/O bus 312
- numerals 318 and 319 designate I/O devices coupled with the I/O bus 313 .
- bus adapters 305 , 308 , 309 , and 310 are regarded as modules to be assigned with identifiers “0”, “1”, “2”, and “3”, respectively.
- FIG. 3 assume that the processor P 1 issues a read request to the I/O device 314 .
- the bus adapter 305 then starts initiating operation of a split read access to output an address of the I/O device as the access destination onto the system bus 307 corresponding to ADDT[ 0 - 63 ] shown in FIG. 1.
- an address valid signal ADRV not shown in FIG. 3 is enables to output a signal notifying a start cycle of the split read access onto a mode specification control line CONT, not shown in FIG. 3.
- the bus adapter 305 outputs the identifier “0” (“0000” in the binary representation) of the source module onto an identifier transfer line SINKMOD[ 0 - 3 ], not shown in this diagram.
- the bus adapter 308 as the access destination module connected to the system bus 307 transmits the split read request from the source module to the I/O device 314 .
- the bus adapter 308 On receiving a response thereto from the I/O device 314 , the bus adapter 308 sends data associated with the split read access from the initiating module to the system bus 307 corresponding to ADDT[ 0 - 63 ] shown in FIG. 1.
- the bus adapter 308 enables the signal ADRV and outputs a signal indicating a response cycle of the split read access to the line CONT.
- the bus adapter 308 transmits the identifier “0” (“0000” in the binary representation) of the source module onto the line SINKMOD[ 0 - 3 ].
- the initiating module 305 recognizes that data on the system bus 307 is response data of the split read access initiated by the module 305 and then causes the data to be sent onto the processor bus 304 so as to pass the data to the processor 301 having issued the read request.
- a broken line indicates a flow of data in the start cycle achieved by the source module 305
- a bold line designates a flow of data in the response cycle effected by the destination module 308 .
- FIG. 4 shows specific configurations respectively of the bus adapters 305 and 308 .
- the construction includes a bus adapter 305 for achieving a protocol conversion between the processor bus 304 and the system bus 307 and a bus adapter 308 to conduct a protocol conversion between the system bus 307 and the I/O bus 311 .
- the bus adapter 305 includes an own ID register 5006 for keeping therein an identifier ID (“0” in the case of FIG. 3) inherent to the bus adapter 305 , a processor bus interface unit 5007 , a source ID buffer 5008 for keeping therein an identifier ID of a module initiating a read request, an ID comparator 5009 for comparing an identifier flowing through the system bus 307 with the own identifier, a system bus controller 5010 , a system bus interface unit 5011 , a protocol converter 5012 between the processor bus 304 and the system bus 307 , a selector 5013 , an identifier signal output buffer 5014 , and an identifier signal input buffer 5015 .
- an own ID register 5006 for keeping therein an identifier ID (“0” in the case of FIG. 3) inherent to the bus adapter 305
- a processor bus interface unit 5007 for keeping therein an identifier ID of a module initiating a read request
- an ID comparator 5009 for comparing an
- the bus adapter 308 includes an own ID register 5016 for keeping therein an identifier ID (“0” in the case of FIG. 3) uniquely assigned to the bus adapter 308 , a processor bus interface unit 5017 , a source ID buffer 5018 for keeping therein an identifier ID of a module initiating a read request, an ID comparator 5019 for comparing an identifier flowing through the system bus 307 with the own identifier, a system bus controller 5020 , a system bus interface unit 5021 , a protocol converter 5022 between the system bus 307 and the I/O bus 311 , a selector 5023 , an identifier signal output buffer 5024 , and an identifier signal input buffer 5025 .
- an own ID register 5016 for keeping therein an identifier ID (“0” in the case of FIG. 3) uniquely assigned to the bus adapter 308
- a processor bus interface unit 5017 for keeping therein an identifier ID of a module initiating a read request
- an ID comparator 5019
- reference numerals 5026 to 5029 stand for control lines
- numeral 5030 indicates a control signal line of the system bus 307
- a numeral 5031 is an identifier transfer line of the system bus 307
- numeral 5032 is an address/data line of the system bus 307 .
- the bus adapter 305 simultaneously outputs an address for a read operation to the line 5032 and the value of the own ID register 5006 to the line 5031 .
- the bus adapter 308 invoked by the bus adapter 305 acquires the address and then initiates accessing an I/O device (the device 314 in the case of FIG. 3) on the side of the I/O bus 311 and simultaneously stores, in the buffer 5018 , the source ID on the identifier transfer line 5031 of the system bus.
- the bus adapter 308 Reading data from the I/O device via the I/O bus 311 , the bus adapter 308 returns the data onto the line 5032 of the system bus 307 . Simultaneously, the adapter 308 transmits the value of the source ID buffer to the line 5031 .
- the adapter 305 After initiating the read operation, the adapter 305 causes the comparator 5009 to continuously compare the identifier on the line 5031 and the value of the own ID register 5006 . Only in a data cycle when the identifiers match each other, the adapter 305 acquires the response data from the interface unit 5011 .
- each of the bus adapters of FIG. 3 may be configured in substantially the same manner and hence can be manufactured in a large scale integration.
- the processors P 1 to P 3 connected to the bus 304 can issue read requests to any I/O devices in an independent manner. Consequently, there occurs a case where a plurality of processors issue almost at the same time read requests to the associated access destination modules via the bus adapter 305 . In this case, since the access response time varies between the I/O devices, the first-in-first-out logic does not hold, namely, data first returned to the adapter 305 is not necessarily associated with the processor first issued the read request.
- an I/O bus for example, the bus 311
- the adapter cannot determine, only from the identifiers from the source modules, whether or not the response data items are returned in accordance with the access order for the following reason. Namely, all of the responses to the split read accesses issued from the bus adapter 305 as the source module have a source identifier “0”.
- FIG. 5 shows a data processing system to which the present invention is applied.
- the configuration of FIG. 5 includes processors P 1 401 , P 2 402 , and P 3 402 , a processor bus 404 associated with a multiprocessor, a bus adapter 405 for establishing interface between the processor bus 404 and the system bus 407 , a main memory 406 , a bus adapter 408 for establishing interface between the system bus 407 and the I/O bus 411 , a bus adapter 409 for achieving an interface function between the system bus 407 and the I/O bus 412 , a bus adapter 410 as an interface unit between the system bus 407 and the I/O bus 413 , I/O devices 414 and 415 connected to the I/O bus 411 , and I/O devices 418 and 419 linked with the I/O bus 413 .
- FIG. 5 there are shown four bus adapters.
- an identifier transfer line is constructed in four-bit structure. Namely, up to 16 modules can be logically identified.
- the processors P 1 to P 3 , the main memory 406 , and the bus adapters 408 to 410 are assigned with identifiers “0”, “1”, “2”, “3”, “4”, “5”, and “6”, respectively.
- the bus adapter 405 not having any identifier receives I/O access requests from the processors 401 to 403 to issue at most one I/O request onto the system bus 407 for each processor.
- the processors P 1 , P 2 , and P 3 issue in this order via the bus adapter 405 read requests to mutually different I/O devices connected to the I/O bus 411 .
- the I/O devices respectively accessed by the processors P 3 , P 2 , and P 1 respectively have access response speeds arranged in a descending order thereof. Namely, the processors P 3 and P 1 have the highest and lowest response speeds, respectively.
- the bus adapter 405 initiates, for the bus adapter 408 , the split read accesses respectively of the processors P 1 , P 2 , and P 3 in this order and sends at the same time the identifiers “0”, “1”, and “2” via the line SINKMOD[ 0 - 3 ] to the bus adapter 408 .
- the bus module 408 awaits, after accessing three I/O devices related thereto, responses from these I/O devices. Since the I/O device associated with the read request from the processor P 3 sends the first response, the bus adapter 408 adds the source identifier “2” to the response data from the I/O device to send the resultant data to the system bus 407 . Checking the identifier on the line SINKMOD of the system bus 407 , the bus adapter 405 detects the source identifier “2” and recognizes that the identifier is assigned to the processor P 3 related to the adapter 405 , thereby passing the response data to the processor P 3 . The response data is transferred as indicated by a solid arrowheaded line in FIG. 6.
- next response data is appropriately sent to the processor P 2 by the bus adapter 405 according to the value of the identifier “1” on the line SINKMOD.
- the flow of response data in this case is as denoted by a solid arrowheaded line in FIG. 7.
- the last response data is appropriately sent to the processor P 1 by the bus adapter 405 according to the value of the identifier “0” on the line SINKMOD.
- the flow of response data in this case is as designated by a solid arrowheaded line in FIG. 8.
- the bus adapter 405 accomplishing the operation above can be easily implemented by slightly modifying the bus adapter 305 or 308 of FIG. 4.
- FIG. 10 shows an example of the modified portion of the bus adapter 405 .
- the other portions thereof are substantially identical to those of the bus adapter 305 of FIG. 4 and hence are not shown.
- FIG. 11 is a signal timing chart showing the access operation described by reference to FIGS. 5 to 10 .
- a cycle 501 is a start cycle of a read operation
- the bus adapter 405 has the bus mastership
- the initiating module (the response destination of the read data) is indicated as “0” (the processor 401 as the source module) on the line SINKMOD.
- a cycle 502 is a start cycle of a read operation
- the bus adapter 405 has the bus mastership
- the initiating module is indicated as “1” (the processor 402 as the source module) on the line SINKMOD.
- a cycle 503 is a start cycle of a read operation
- the bus adapter 405 has the bus mastership
- the initiating module is indicated as “2” (the processor 403 as the source module) on the line SINKMOD.
- a cycle 504 is a response cycle of a read operation, the bus adapter 408 has the bus mastership, and the initiating module is indicated as “2” (the processor 403 as the source module) on the line SINKMOD.
- a cycle 505 is a response cycle of a read operation, the bus adapter 408 has the bus mastership, and the initiating module is indicated as “1” (the processor 402 as the source module) on the line SINKMOD.
- a cycle 506 is a response cycle of a read operation, the bus adapter 408 has the bus mastership, and the initiating module is indicated as “0” (the processor 401 as the source module) on the line SINKMOD.
- FIGS. 12A and 12B show the difference between the numbers of cycles required at occurrences of conflicts between split read requests in the first and second embodiments according to the present invention.
- FIGS. 12A and 12B There are shown in FIGS. 12A and 12B the cycles used according to the protocols of the first and second embodiments, respectively.
- Reference numerals 1001 and 1007 denotes start cycles of I/O access of the processor P 1
- numerals 1002 and 1008 stand for response cycles of I/O access of the processor P 1
- numerals 1003 and 1009 designate start cycles of I/O access of the processor P 2
- numerals 1004 and 1010 stand for response cycles of I/O access of the processor P 2
- numerals 1005 and 1011 denote start cycles of I/O access of the processor P 3
- numerals 1006 and 1012 indicate response cycles of I/O access of the processor P 3 .
- main memory 406 is assigned with the identifier “3” as shown in FIG. 9, a direct memory access (DMA) can be easily specified for the main memory.
- DMA direct memory access
- the identifier of the module initiating the split read access is transferred via the identifier transfer line SINKMOD.
- the third embodiment shown in FIGS. 13 and 14 there is transferred, in addition to the identifier of the source module, an identifier of the destination module of the split read access.
- FIG. 13 is a data flow in which after the processor P 1 as a source module initiates a split read operation to the I/O devices 414 and 415 as destination modules, data is returned from the I/O device 414 .
- FIG. 14 shows a flow of data thereafter returned from the I/O device 415 to the processor P 1 .
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
Abstract
In a data processing system, a plurality of modules connected to a system bus thereof are assigned with identifiers. When a source module initiates a split read access to another module, the source module sends an address of the access destination module and an identifier of the source module. When sending a response to the source module, the destination module returns response data and the identifier of the source module thereto. Checking the identifier from the destination module, the source module determines the response data returned as a response to the initiated access.
Description
- The present invention relates to a bus control system for use in a data processing apparatuses such as a personal computer and a work station, and in particular, to improvement of a bus control system supporting a so-called split transfer protocol in which between a start cycle of an access operation of a processor and a response cycle for the access operation from an input/output (I/O) device related thereto, it is possible to insert on an identical bus a start cycle of an access operation of another processor.
- As a bus like a conventional system bus, there has been used in many cases a bus supporting the split transfer protocol, for example, as described in “Futurebus+, P896.1, Logical Layer Specifications” (1990, IEEE). This is because that the utilization efficiency and the response time of the bus are improved.
- FIG. 15 shows an example of a typical timing of the split transfer protocol. In this chart, ADDT[0-63] stands for an address/data bus on which 8-byte (64-bit) addresses and data are multiplexed, ADRV denotes an address valid signal indicating that an effective address is being outputted onto the bus ADDT, and DATAV designates a data valid signal indicating that an effective data item is being outputted onto the bus ADDT.
- Referring to FIG. 15, description will be given of a conventional read and access operation to obtain data. First, a module (for example, a processor) initiating a read access operation acquires a bus mastership of the bus ADDT. The module then enables the signal ADRV and outputs an address specifying a module to be accessed onto the bus ADDT. At the same time, the initiating module notifies that the access being initiated is a split read access to the destination module (for example, a bus adapter connected to a plurality of I/O devices) via a mode specification control signal line CONT (at a
timing 1301 of FIG. 15). Thereafter, the source module renounces or releases the bus mastership to terminate the start cycle. - On the other hand, the destination module designated by the address obtains the mastership of the bus ADDT when read data becomes to be ready for the access. The destination module then enables the signal ADRV and sends an address specifying a module to be accessed onto the bus ADDT. That is, it is to be noted that the same address is outputted onto the bus ADDT from the source and destination modules. Simultaneously, the initiating module reports the terminating module via the line CONT that the access being initiated is a response to the split read access (at a
timing 1302 of FIG. 15). Subsequently, the data valid signal DATAV is enabled and an effective data item is outputted onto the bus ADDT[0-63]. The destination module then releases the bus mastership and terminates the response cycle. - The source module checks the contents on the line CONT and the access destination address on the bus ADDT to determine that the data is sent in response to the initiated access operation so as to get the response data.
- However, as above, in a case where there is disposed a cycle in which the access destination address is outputted onto the bus ADDT when the response data is transferred in response to a split read access, the ratio of busy time of the bus in which the bus is being occupied for operation is increased. Recently, there has been an increase in the number of systems in which, also for minimization of the size and price, the number of signal lines of the bus is decreased, particularly, address and data lines are multiplexed in the bus. In such a multiplex bus, the increase in the busy ratio of bus is an essential problem because of deterioration in the bus utilization efficiency and increase in the response time.
- Moreover, due to the recent growing volume of data to be processed, the number of address lines is also increased. In consequence, according to the method above, there exists a problem that the number of flip-flop circuits to keep therein addresses specifying access destination items is increased and hence the hardware system of each module becomes to be more complex.
- It is therefore an object of the present invention to provide a bus control system capable of improving the utilization efficiency of the system bus and decreasing the response time to an access.
- In order to achieve the object above, according to the present invention, each module connected to a bus is assigned with an identifier (ID) as identification thereof such that a module initiating an access operation outputs in a start or initiation cycle an address of the access destination onto the bus and an identifier of the initiating module onto a module identifier transfer line disposed as a separate line with respect to the bus, thereby notifying the address and the identifier to the module of the access destination. In response thereto, the destination module sends data onto the bus and an identifier of the initiating module onto the module identifier transfer line, thereby transmitting the data and the identifier to the initiating module.
- Furthermore, even when the system includes a plurality of buses configured in a hierarchic structure, there need only assign an identifier to each bus adapter (B/A) disposed between the buses to establish interface therebetween.
- In addition, if necessary, an identifier may be similarly assigned to each module connected to the bus in each hierarchic layer. In this case, even when a plurality of modules connected to a hierarchic layer initiate access operations to modules connected to buses in other layers in a sequential manner with respect to time, the bus adapter related to the initiating modules can appropriately distribute response data items to the respective modules based on the identifiers thereof. Namely, in a multimedia system, each processor can output an I/O access onto an identical system bus in a concurrent fashion; consequently, the response time is minimized for an access request on the system bus.
- These and other objects and advantages of the present invention will become apparent by reference to the following description and accompanying drawings wherein:
- FIG. 1 is a signal timing chart for explaining the operation of a bus control system according to the present invention;
- FIG. 2 is a schematic diagram showing the configuration of a data processing system in a first embodiment to which the bus control system is applied according to the present invention;
- FIG. 3 is a diagram useful to explain flows of data in the data processing system of FIG. 2;
- FIG. 4 is a diagram schematically showing a bus adapter in the data processing system of FIG. 3;
- FIG. 5 is a schematic diagram showing the constitution of a data processing system in a second embodiment to which the bus control system is applied according to the present invention;
- FIGS.6 to 9 are diagrams for explaining flows of data in the data processing system of FIG. 5;
- FIG. 10 is a schematic diagram showing an example of the configuration of the bus adapter in the data processing system of FIG. 5;
- FIG. 11 is a signal timing chart for explaining the bus control operation in the data processing system of FIG. 5;
- FIGS. 12A and 12B are timing charts useful to explain the difference between the periods of response time for access requests in the data processing system of FIG. 5;
- FIGS. 13 and 14 are diagrams respectively showing the configuration and data flows of a data processing system in a third embodiment to which the bus control system is applied according to the present invention; and
- FIG. 15 is a signal timing chart showing the operation of a conventional bus control system.
- FIG. 1 shows timings of signals in a split read access in the bus control system according to the present invention. As can be seen from FIG. 1, according to the present invention, there is unnecessitated a cycle in which an address of an access destination outputted from an initiation module at an issuance of an access request is returned in response to the access initiation from a module of the access destination onto the bus ADDT. In place of this operation, the destination module outputs an identifier of the initiating module onto a module identifier transfer line in the response operation.
- Referring now to FIG. 1, description will be first given of the start or initiation cycle of the source module. Like in the case of FIG. 15 showing the conventional operation, after obtaining the mastership of the bus ADDT, the source module enables the address valid signal ADRV and outputs the address of the access destination module onto the bus ADDT, thereby specifying the destination module. At the same time, the initiating module notifies that the access being initiated is a split read access via a mode specification control signal line CONT to the destination module (at a
timing 105 of FIG. 1). Moreover, simultaneously, the source module transmits an identifier thereof via a module identifier transfer line SINKMOD[0-3] to the source module (at atiming 103 of FIG. 1). Thereafter, the source module releases the mastership of the bus ADDT to terminate the start cycle. - On the other hand, the destination module having received the split read access issues a request for the bus mastership when a read data item to be sent to the source module is ready for transmission. On acquiring the mastership, the destination module enables the data valid signal DATAV and outputs an effective read data item onto the bus ADDT[0-63]. Simultaneously, the destination module notifies that the transfer data being returned is a reply to the split read access to the source module via the line CONT (at a
timing 106 of FIG. 1). Moreover, at the same time, the destination module outputs the identifier of source module via the line SINKMOD[0-3] to the source module (at atiming 104 of FIG. 19). - Thereafter, the destination module releases the mastership of the bus ADD to finish the response cycle.
- The initiating module checks information sent from the destination module, namely, the mode specification control signal and the identifier of the source module on the line SINKMOD to determine an answer to the access issued therefrom. As a result, the initiating module obtains the response data.
- In FIG. 1, since the line SINKMOD[0-3] is constituted with four bits, mutually different identifiers can be assigned up to 16 modules in the data processing system (for example, an identifier “3” is represented as “0011” in the binary notation). In FIG. 2, there is shown an example in which the modules of the data processing system are assigned with identifiers.
- FIG. 2 is a diagram showing the construction of a data processing system in a first embodiment to which the bus control system is applied according to the present invention. In this diagram, the data processing system has a plurality of system buses disposed in a hierarchic structure and a plurality of bus adapters arranged therebetween with identifiers assigned respectively thereto. That is, the system includes high-
speed processor buses system bus 205, and I/O buses 209 to 211. In this regard, these buses are collectively called a bus in this specification. -
Reference numerals system bus 205 and the high-speed processor buses system bus 205 and the I/O buses 209 to 211 to transfer data therebetween. In this embodiment, thebus adapters - The embodiment shown in FIG. 2 is generally implemented in many cases in a system configuration in which a plurality of processors are connected to a single high-speed processor bus. FIG. 3 shows flows of data in which the bus control system of FIG. 1 according to the present invention is applied to the data processing system of FIG. 2. In this example, a
bus adapter 305 is utilized as an initiating module; whereas, abus adapter 308 is employed as a destination module. The constitution of FIG. 3 includesprocessors P1 301,P2 302, andP3 303, aprocessor bus 304 associated with a multiprocessor, asystem bus 307, and I/O buses 311 to 313. These buses will be collectively called a bus. There is also included abus adapter 305 as an interface unit between thesystem bus 307 and theprocessor bus 304. Areference numeral 308 denotes a bus adapter for conducting an interface function between thesystem bus 307 and the I/O bus 311. Numeral 309 denotes a bus adapter as an interface unit between the system bus and the I/O bus 312. Reference numeral 310 designates a bus adapter for establishing interface between thesystem bus 307 and the I/O bus 312.Numerals O bus 311,numerals 316 and 167 are I/O devices linked with the I/O bus 312, andnumerals O bus 313. - In this construction, in accordance with the idea related to FIG. 2, the
bus adapters - In FIG. 3, assume that the processor P1 issues a read request to the I/
O device 314. Thebus adapter 305 then starts initiating operation of a split read access to output an address of the I/O device as the access destination onto thesystem bus 307 corresponding to ADDT[0-63] shown in FIG. 1. At the same time, an address valid signal ADRV, not shown in FIG. 3, is enables to output a signal notifying a start cycle of the split read access onto a mode specification control line CONT, not shown in FIG. 3. Simultaneously, thebus adapter 305 outputs the identifier “0” (“0000” in the binary representation) of the source module onto an identifier transfer line SINKMOD[0-3], not shown in this diagram. - The
bus adapter 308 as the access destination module connected to thesystem bus 307 transmits the split read request from the source module to the I/O device 314. On receiving a response thereto from the I/O device 314, thebus adapter 308 sends data associated with the split read access from the initiating module to thesystem bus 307 corresponding to ADDT[0-63] shown in FIG. 1. At the same time, thebus adapter 308 enables the signal ADRV and outputs a signal indicating a response cycle of the split read access to the line CONT. Simultaneously, thebus adapter 308 transmits the identifier “0” (“0000” in the binary representation) of the source module onto the line SINKMOD[0-3]. - Checking the identifier on the line SINKMOD[0-3], the initiating
module 305 recognizes that data on thesystem bus 307 is response data of the split read access initiated by themodule 305 and then causes the data to be sent onto theprocessor bus 304 so as to pass the data to theprocessor 301 having issued the read request. - In the diagram of FIG. 3, a broken line indicates a flow of data in the start cycle achieved by the
source module 305, whereas a bold line designates a flow of data in the response cycle effected by thedestination module 308. - FIG. 4 shows specific configurations respectively of the
bus adapters - In FIG. 4, the construction includes a
bus adapter 305 for achieving a protocol conversion between theprocessor bus 304 and thesystem bus 307 and abus adapter 308 to conduct a protocol conversion between thesystem bus 307 and the I/O bus 311. - The
bus adapter 305 includes anown ID register 5006 for keeping therein an identifier ID (“0” in the case of FIG. 3) inherent to thebus adapter 305, a processorbus interface unit 5007, asource ID buffer 5008 for keeping therein an identifier ID of a module initiating a read request, anID comparator 5009 for comparing an identifier flowing through thesystem bus 307 with the own identifier, a system bus controller 5010, a systembus interface unit 5011, aprotocol converter 5012 between theprocessor bus 304 and thesystem bus 307, aselector 5013, an identifiersignal output buffer 5014, and an identifiersignal input buffer 5015. - The
bus adapter 308 includes anown ID register 5016 for keeping therein an identifier ID (“0” in the case of FIG. 3) uniquely assigned to thebus adapter 308, a processorbus interface unit 5017, asource ID buffer 5018 for keeping therein an identifier ID of a module initiating a read request, anID comparator 5019 for comparing an identifier flowing through thesystem bus 307 with the own identifier, asystem bus controller 5020, a systembus interface unit 5021, aprotocol converter 5022 between thesystem bus 307 and the I/O bus 311, aselector 5023, an identifiersignal output buffer 5024, and an identifiersignal input buffer 5025. - In this regard, reference numerals5026 to 5029 stand for control lines, numeral 5030 indicates a control signal line of the
system bus 307, a numeral 5031 is an identifier transfer line of thesystem bus 307, and numeral 5032 is an address/data line of thesystem bus 307. - Next, the operation of the
bus adapter 305 will be described. - The
bus adapter 305 simultaneously outputs an address for a read operation to theline 5032 and the value of theown ID register 5006 to theline 5031. - The
bus adapter 308 invoked by thebus adapter 305 acquires the address and then initiates accessing an I/O device (thedevice 314 in the case of FIG. 3) on the side of the I/O bus 311 and simultaneously stores, in thebuffer 5018, the source ID on theidentifier transfer line 5031 of the system bus. - Reading data from the I/O device via the I/
O bus 311, thebus adapter 308 returns the data onto theline 5032 of thesystem bus 307. Simultaneously, theadapter 308 transmits the value of the source ID buffer to theline 5031. - After initiating the read operation, the
adapter 305 causes thecomparator 5009 to continuously compare the identifier on theline 5031 and the value of theown ID register 5006. Only in a data cycle when the identifiers match each other, theadapter 305 acquires the response data from theinterface unit 5011. - As above, thanks to the construction shown in FIG. 1, the bus control of FIG. 1 according to the present invention can be achieved in the data processing system of FIG. 3.
- In this regard, as can be seen from FIG. 4, each of the bus adapters of FIG. 3 may be configured in substantially the same manner and hence can be manufactured in a large scale integration.
- In the system of FIG. 3, the processors P1 to P3 connected to the
bus 304 can issue read requests to any I/O devices in an independent manner. Consequently, there occurs a case where a plurality of processors issue almost at the same time read requests to the associated access destination modules via thebus adapter 305. In this case, since the access response time varies between the I/O devices, the first-in-first-out logic does not hold, namely, data first returned to theadapter 305 is not necessarily associated with the processor first issued the read request. If an I/O bus (for example, the bus 311) as an access destination supports the split transfer, when a response from an I/O device having a shorter access response time is returned earlier than a response from an I/O device which is accessed prior to the I/O device and which is connected to the same I/O bus, the adapter cannot determine, only from the identifiers from the source modules, whether or not the response data items are returned in accordance with the access order for the following reason. Namely, all of the responses to the split read accesses issued from thebus adapter 305 as the source module have a source identifier “0”. In other words, when a bus other than the system bus supports a split transfer protocol similar to that of the prior art, in order to guarantee the appropriate sequence of response data items from the I/O devices, it is necessary for each bus adapter to issue only one read request at a time. This leads to a problem of a long access response time when read requests are to be issued via a single bus adapter to I/O devices. - In the second embodiment shown in FIG. 5, the problem above is solved so that the I/O accesses of the respective processors are issued to the system bus.
- FIG. 5 shows a data processing system to which the present invention is applied. The configuration of FIG. 5 includes
processors P1 401,P2 402, andP3 402, aprocessor bus 404 associated with a multiprocessor, abus adapter 405 for establishing interface between theprocessor bus 404 and thesystem bus 407, amain memory 406, abus adapter 408 for establishing interface between thesystem bus 407 and the I/O bus 411, abus adapter 409 for achieving an interface function between thesystem bus 407 and the I/O bus 412, abus adapter 410 as an interface unit between thesystem bus 407 and the I/O bus 413, I/O devices O bus 411, and I/O devices O bus 413. - In FIG. 5, there are shown four bus adapters. In this embodiment, an identifier transfer line, not shown, is constructed in four-bit structure. Namely, up to 16 modules can be logically identified. In this constitution, the processors P1 to P3, the
main memory 406, and thebus adapters 408 to 410 are assigned with identifiers “0”, “1”, “2”, “3”, “4”, “5”, and “6”, respectively. Thebus adapter 405 not having any identifier receives I/O access requests from theprocessors 401 to 403 to issue at most one I/O request onto thesystem bus 407 for each processor. - Assume in FIG. 5 that the processors P1, P2, and P3 issue in this order via the
bus adapter 405 read requests to mutually different I/O devices connected to the I/O bus 411. Moreover, the I/O devices respectively accessed by the processors P3, P2, and P1 respectively have access response speeds arranged in a descending order thereof. Namely, the processors P3 and P1 have the highest and lowest response speeds, respectively. - In this case, the
bus adapter 405 initiates, for thebus adapter 408, the split read accesses respectively of the processors P1, P2, and P3 in this order and sends at the same time the identifiers “0”, “1”, and “2” via the line SINKMOD[0-3] to thebus adapter 408. - The
bus module 408 awaits, after accessing three I/O devices related thereto, responses from these I/O devices. Since the I/O device associated with the read request from the processor P3 sends the first response, thebus adapter 408 adds the source identifier “2” to the response data from the I/O device to send the resultant data to thesystem bus 407. Checking the identifier on the line SINKMOD of thesystem bus 407, thebus adapter 405 detects the source identifier “2” and recognizes that the identifier is assigned to the processor P3 related to theadapter 405, thereby passing the response data to the processor P3. The response data is transferred as indicated by a solid arrowheaded line in FIG. 6. - Similarly, the next response data is appropriately sent to the processor P2 by the
bus adapter 405 according to the value of the identifier “1” on the line SINKMOD. The flow of response data in this case is as denoted by a solid arrowheaded line in FIG. 7. - In the similar manner, also the last response data is appropriately sent to the processor P1 by the
bus adapter 405 according to the value of the identifier “0” on the line SINKMOD. The flow of response data in this case is as designated by a solid arrowheaded line in FIG. 8. - The
bus adapter 405 accomplishing the operation above can be easily implemented by slightly modifying thebus adapter bus adapter 405. The other portions thereof are substantially identical to those of thebus adapter 305 of FIG. 4 and hence are not shown. In FIG. 10, there are disposed a plurality ofown ID registers 5051 to 5053 and ID comparators 5054 to 5058 respectively associated therewith. By assigning identifiers described above to the respective processors connected to theprocessor bus 404, response data items returned from access destination modules to theadapter 405 can be correctly passed to the processors having issued read request respectively associated with the response data items. - FIG. 11 is a signal timing chart showing the access operation described by reference to FIGS.5 to 10.
- This diagram is drawn on assumption as follows. A
cycle 501 is a start cycle of a read operation, thebus adapter 405 has the bus mastership, and the initiating module (the response destination of the read data) is indicated as “0” (theprocessor 401 as the source module) on the line SINKMOD. A cycle 502 is a start cycle of a read operation, thebus adapter 405 has the bus mastership, and the initiating module is indicated as “1” (theprocessor 402 as the source module) on the line SINKMOD. Acycle 503 is a start cycle of a read operation, thebus adapter 405 has the bus mastership, and the initiating module is indicated as “2” (theprocessor 403 as the source module) on the line SINKMOD. - A
cycle 504 is a response cycle of a read operation, thebus adapter 408 has the bus mastership, and the initiating module is indicated as “2” (theprocessor 403 as the source module) on the line SINKMOD. Acycle 505 is a response cycle of a read operation, thebus adapter 408 has the bus mastership, and the initiating module is indicated as “1” (theprocessor 402 as the source module) on the line SINKMOD. Acycle 506 is a response cycle of a read operation, thebus adapter 408 has the bus mastership, and the initiating module is indicated as “0” (theprocessor 401 as the source module) on the line SINKMOD. - FIGS. 12A and 12B show the difference between the numbers of cycles required at occurrences of conflicts between split read requests in the first and second embodiments according to the present invention.
- There are shown in FIGS. 12A and 12B the cycles used according to the protocols of the first and second embodiments, respectively.
-
Reference numerals numerals numerals numerals numerals numerals - As can be seen from FIG. 12A, when a plurality of read requests are not allowed to be initiated from an identical bus adapter, the read access cycles of the respective requests are used in a sequential manner and hence the periods thereof are added to each other. Namely, a total of 27 cycles are required for the operation. On the other hand, as shown in FIG. 12B, when a plurality of read initiating operations can be effected from an identical bus adapter, only 12 cycles are necessary to achieve the operation and hence the response feature with respect to the read access is further improved.
- Incidentally, since the
main memory 406 is assigned with the identifier “3” as shown in FIG. 9, a direct memory access (DMA) can be easily specified for the main memory. - In this regard, according to the first and second embodiments, the identifier of the module initiating the split read access is transferred via the identifier transfer line SINKMOD. However, in the third embodiment shown in FIGS. 13 and 14, there is transferred, in addition to the identifier of the source module, an identifier of the destination module of the split read access. With this provision, even for an identical identifier of the source module, the response data can be appropriately returned thereto according to the difference between the identifiers of the respective destination modules.
- FIG. 13 is a data flow in which after the processor P1 as a source module initiates a split read operation to the I/
O devices O device 414. - FIG. 14 shows a flow of data thereafter returned from the I/
O device 415 to the processor P1. When the identifiers of the destination modules are specified as above, even when access requests are concurrently achieved from an identical source module to mutually different destination modules, response data can be appropriately sent to the source module. - While particular embodiments of the invention have been shown and described, it will be obvious to those skilled in the art that various changes and modifications may be made without departing from the present invention in its broader aspects.
Claims (11)
1. A bus control method for use in a data processing system having a plurality of modules connected to at least one bus and adopting a split transfer protocol in which a start cycle and a response cycle of a read access operation of each of the modules is separated from each other with respect to time, comprising the steps of:
assigning identifiers to said plurality of modules, respectively;
outputting, when a split read operation is initiated from a source module to an access destination module, an address specifying the destination module and identifier information representing an identifier of the source module from the source module; and
outputting, when a response is achieved from the destination module to the source module, response data of the split read operation and said identifier information from the destination module.
2. A method according to , wherein:
claim 1
the address outputted from the source module and the response data outputted from the destination module are transferred via a same address/data bus; and
said identifier information is transferred via an identifier transfer line different from the address/data bus.
3. A method according to , wherein said identifier information on the identifier transfer line is represented by a value of a plurality of bits.
claim 2
4. A method according to , wherein:
claim 1
the bus includes a system bus and a processor bus which are arranged in a hierarchic structure;
the plural modules includes a plurality of bus adapters connected to the system bus; and
the plural processors are connected via the processor bus to one of the bus adapters.
5. A method according to , wherein:
claim 4
the plural modules include the plural processors;
the plural processors are respectively assigned with identifiers; and
said identifier information denoting an identifier of the source module is transferred between a processor which is the source module and the destination module.
6. A method according to , wherein:
claim 4
the bus includes and I/O bus; and
a plurality of I/O devices are connected via the I/O bus to one of the bus adapters.
7. A method according to , wherein:
claim 1
the plural modules include a main memory of the data processing system; and
the main memory is assigned with an identifier.
8. A data processing system adopting a split transfer protocol in which a start cycle and a response cycle of a read access operation is separated from each other with respect to time, comprising:
a system bus;
a plurality of bus adapters connected to the system bus, the adapters being assigned with identifiers, respectively; and
an identifier transfer line for transferring identifier information representing an identifier, wherein:
when a source bus adapter initiates a split read operation to an access destination bus adapter, the source adapter outputs an address specifying the destination adapter onto the system bus and identifier information representing an identifier of the source adapter onto the identifier transfer line; and
when the destination adapter achieves a response to the source adapter, the destination adapter outputs response data of the split read operation onto the system bus and said identifier information representing the identifier of the source adapter onto the identifier transfer line.
9. A system according to , wherein the system bus transfers the address and the response data in a multiplexed form.
claim 8
10. A data processing system-adopting a split transfer protocol in which a start cycle and a response cycle of a read access operation is separated from each other with respect to time, comprising:
a system bus and a processor bus which are arranged in a hierarchic structure;
a plurality of processors connected to the processor bus, the processors being assigned with identifiers, respectively;
a plurality of bus adapters connected to the system bus, the adapters being assigned with identifiers, respectively; and
an identifier transfer line for transferring identifier information representing an identifier, wherein:
when a processor as a source unit initiates a split read operation to an access destination bus adapter, the source processor outputs an address specifying the destination adapter onto the system bus via at least one bus adapter and identifier information representing an identifier of the source processor onto the identifier transfer line; and
when the destination adapter achieves a response to the source processor, the destination adapter outputs response data of the split read operation onto the system bus via at least one bus adapter and said identifier information representing the identifier of the source processor onto the identifier transfer line.
11. A data processing system adopting a split transfer protocol in which a start cycle and a response cycle of a read access operation is separated from each other with respect to time, comprising:
a system bus and a processor bus which are arranged in a hierarchic structure;
a plurality of processors connected to the processor bus, the processors being assigned with identifiers, respectively;
a plurality of bus adapters connected to the system bus, the adapters being assigned with identifiers, respectively;
a plurality of I/O devices connected to the I/O bus, the I/O devices being assigned with identifiers, respectively; and
an identifier transfer line for transferring identifier information representing an identifier, wherein:
when a processor as a source unit initiates a split read operation to an access destination I/O device, the source processor outputs an address specifying the destination I/O bus onto the system bus via at least one bus adapter and identifier information representing an identifier of the source processor onto the identifier transfer line; and
when the destination I/O device achieves a response to the source processor, the destination I/O device outputs response data of the split read operation onto the system bus via at least one bus adapter and and said identifier information representing the identifier of the source processor onto the identifier transfer line.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/777,960 US6341323B2 (en) | 1992-02-18 | 2001-02-07 | Information processing system |
US09/991,925 US6519667B2 (en) | 1992-02-18 | 2001-11-26 | Bus control system |
US10/274,881 US7177970B2 (en) | 1992-02-18 | 2002-10-22 | Bus control system |
US11/642,511 US7340552B2 (en) | 1992-02-18 | 2006-12-21 | Bus control system |
Applications Claiming Priority (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP03042892A JP3411300B2 (en) | 1992-02-18 | 1992-02-18 | Information processing device |
JP04-030428 | 1992-02-18 | ||
US1669293A | 1993-02-11 | 1993-02-11 | |
US08/544,727 US5671371A (en) | 1992-02-18 | 1995-10-18 | Bus control system |
US08/847,974 US5881255A (en) | 1992-02-18 | 1997-04-21 | Bus control system incorporating the coupling of two split-transaction busses of different hierarchy |
US09/203,621 US5941973A (en) | 1992-02-18 | 1998-12-01 | Bus control system incorporating the coupling of two split-transaction busses of different hierarchy |
US09/296,660 US6128688A (en) | 1992-02-18 | 1999-04-23 | Bus control system |
US09/514,351 US6219738B1 (en) | 1992-02-18 | 2000-02-28 | Information processing system |
US09/777,960 US6341323B2 (en) | 1992-02-18 | 2001-02-07 | Information processing system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/514,351 Continuation US6219738B1 (en) | 1992-02-18 | 2000-02-28 | Information processing system |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/991,925 Continuation US6519667B2 (en) | 1992-02-18 | 2001-11-26 | Bus control system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010023462A1 true US20010023462A1 (en) | 2001-09-20 |
US6341323B2 US6341323B2 (en) | 2002-01-22 |
Family
ID=12303682
Family Applications (9)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/544,727 Expired - Lifetime US5671371A (en) | 1992-02-18 | 1995-10-18 | Bus control system |
US08/847,974 Expired - Lifetime US5881255A (en) | 1992-02-18 | 1997-04-21 | Bus control system incorporating the coupling of two split-transaction busses of different hierarchy |
US09/203,621 Expired - Lifetime US5941973A (en) | 1992-02-18 | 1998-12-01 | Bus control system incorporating the coupling of two split-transaction busses of different hierarchy |
US09/296,660 Expired - Lifetime US6128688A (en) | 1992-02-18 | 1999-04-23 | Bus control system |
US09/514,351 Expired - Lifetime US6219738B1 (en) | 1992-02-18 | 2000-02-28 | Information processing system |
US09/777,960 Expired - Fee Related US6341323B2 (en) | 1992-02-18 | 2001-02-07 | Information processing system |
US09/991,925 Expired - Fee Related US6519667B2 (en) | 1992-02-18 | 2001-11-26 | Bus control system |
US10/274,881 Expired - Fee Related US7177970B2 (en) | 1992-02-18 | 2002-10-22 | Bus control system |
US11/642,511 Expired - Fee Related US7340552B2 (en) | 1992-02-18 | 2006-12-21 | Bus control system |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/544,727 Expired - Lifetime US5671371A (en) | 1992-02-18 | 1995-10-18 | Bus control system |
US08/847,974 Expired - Lifetime US5881255A (en) | 1992-02-18 | 1997-04-21 | Bus control system incorporating the coupling of two split-transaction busses of different hierarchy |
US09/203,621 Expired - Lifetime US5941973A (en) | 1992-02-18 | 1998-12-01 | Bus control system incorporating the coupling of two split-transaction busses of different hierarchy |
US09/296,660 Expired - Lifetime US6128688A (en) | 1992-02-18 | 1999-04-23 | Bus control system |
US09/514,351 Expired - Lifetime US6219738B1 (en) | 1992-02-18 | 2000-02-28 | Information processing system |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/991,925 Expired - Fee Related US6519667B2 (en) | 1992-02-18 | 2001-11-26 | Bus control system |
US10/274,881 Expired - Fee Related US7177970B2 (en) | 1992-02-18 | 2002-10-22 | Bus control system |
US11/642,511 Expired - Fee Related US7340552B2 (en) | 1992-02-18 | 2006-12-21 | Bus control system |
Country Status (2)
Country | Link |
---|---|
US (9) | US5671371A (en) |
JP (1) | JP3411300B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090094389A1 (en) * | 2007-10-09 | 2009-04-09 | Seagate Technology, Llc | System and method of matching data rates |
CN108694142A (en) * | 2017-04-06 | 2018-10-23 | 广达电脑股份有限公司 | Improve system, method and the computer readable storage means of server module addressing |
Families Citing this family (125)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3411300B2 (en) * | 1992-02-18 | 2003-05-26 | 株式会社日立製作所 | Information processing device |
JP3334211B2 (en) * | 1993-02-10 | 2002-10-15 | 株式会社日立製作所 | display |
US6330629B1 (en) | 1993-02-11 | 2001-12-11 | Hitachi, Ltd. | Information processing system |
JPH10283305A (en) * | 1997-04-01 | 1998-10-23 | Hitachi Ltd | Information processing system |
JP3531368B2 (en) * | 1995-07-06 | 2004-05-31 | 株式会社日立製作所 | Computer system and inter-bus control circuit |
US6449730B2 (en) | 1995-10-24 | 2002-09-10 | Seachange Technology, Inc. | Loosely coupled mass storage computer cluster |
US5862312A (en) * | 1995-10-24 | 1999-01-19 | Seachange Technology, Inc. | Loosely coupled mass storage computer cluster |
US6173349B1 (en) * | 1996-10-18 | 2001-01-09 | Samsung Electronics Co., Ltd. | Shared bus system with transaction and destination ID |
US5953538A (en) * | 1996-11-12 | 1999-09-14 | Digital Equipment Corporation | Method and apparatus providing DMA transfers between devices coupled to different host bus bridges |
US5953343A (en) * | 1996-11-26 | 1999-09-14 | Sun Microsystems, Inc. | Digital information transfer system and method |
US6073255A (en) | 1997-05-13 | 2000-06-06 | Micron Electronics, Inc. | Method of reading system log |
US6247080B1 (en) | 1997-05-13 | 2001-06-12 | Micron Electronics, Inc. | Method for the hot add of devices |
US6170067B1 (en) | 1997-05-13 | 2001-01-02 | Micron Technology, Inc. | System for automatically reporting a system failure in a server |
US6526333B1 (en) | 1997-05-13 | 2003-02-25 | Micron Technology, Inc. | Computer fan speed control system method |
US6148355A (en) | 1997-05-13 | 2000-11-14 | Micron Electronics, Inc. | Configuration management method for hot adding and hot replacing devices |
US6247079B1 (en) | 1997-05-13 | 2001-06-12 | Micron Electronics, Inc | Apparatus for computer implemented hot-swap and hot-add |
US6202160B1 (en) | 1997-05-13 | 2001-03-13 | Micron Electronics, Inc. | System for independent powering of a computer system |
US6292905B1 (en) | 1997-05-13 | 2001-09-18 | Micron Technology, Inc. | Method for providing a fault tolerant network using distributed server processes to remap clustered network resources to other servers during server failure |
US6363497B1 (en) | 1997-05-13 | 2002-03-26 | Micron Technology, Inc. | System for clustering software applications |
US6330690B1 (en) | 1997-05-13 | 2001-12-11 | Micron Electronics, Inc. | Method of resetting a server |
US6219734B1 (en) | 1997-05-13 | 2001-04-17 | Micron Electronics, Inc. | Method for the hot add of a mass storage adapter on a system including a statically loaded adapter driver |
US6138250A (en) | 1997-05-13 | 2000-10-24 | Micron Electronics, Inc. | System for reading system log |
US6253334B1 (en) * | 1997-05-13 | 2001-06-26 | Micron Electronics, Inc. | Three bus server architecture with a legacy PCI bus and mirrored I/O PCI buses |
US6134673A (en) | 1997-05-13 | 2000-10-17 | Micron Electronics, Inc. | Method for clustering software applications |
US6324608B1 (en) | 1997-05-13 | 2001-11-27 | Micron Electronics | Method for hot swapping of network components |
US6145098A (en) | 1997-05-13 | 2000-11-07 | Micron Electronics, Inc. | System for displaying system status |
US6163849A (en) | 1997-05-13 | 2000-12-19 | Micron Electronics, Inc. | Method of powering up or powering down a server to a maintenance state |
US6249885B1 (en) | 1997-05-13 | 2001-06-19 | Karl S. Johnson | Method for managing environmental conditions of a distributed processor system |
US5987554A (en) | 1997-05-13 | 1999-11-16 | Micron Electronics, Inc. | Method of controlling the transfer of information across an interface between two buses |
US6122758A (en) | 1997-05-13 | 2000-09-19 | Micron Electronics, Inc. | System for mapping environmental resources to memory for program access |
US6269417B1 (en) | 1997-05-13 | 2001-07-31 | Micron Technology, Inc. | Method for determining and displaying the physical slot number of an expansion bus device |
US6122746A (en) | 1997-05-13 | 2000-09-19 | Micron Electronics, Inc. | System for powering up and powering down a server |
US6499073B1 (en) | 1997-05-13 | 2002-12-24 | Micron Electronics, Inc. | System using programmable processor for selectively enabling or disabling power to adapter in response to respective request signals |
US6249828B1 (en) | 1997-05-13 | 2001-06-19 | Micron Electronics, Inc. | Method for the hot swap of a mass storage adapter on a system including a statically loaded adapter driver |
US6304929B1 (en) | 1997-05-13 | 2001-10-16 | Micron Electronics, Inc. | Method for hot swapping a programmable adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals |
US6134668A (en) | 1997-05-13 | 2000-10-17 | Micron Electronics, Inc. | Method of selective independent powering of portion of computer system through remote interface from remote interface power supply |
US6195717B1 (en) | 1997-05-13 | 2001-02-27 | Micron Electronics, Inc. | Method of expanding bus loading capacity |
US6170028B1 (en) | 1997-05-13 | 2001-01-02 | Micron Electronics, Inc. | Method for hot swapping a programmable network adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals |
US6192434B1 (en) | 1997-05-13 | 2001-02-20 | Micron Electronics, Inc | System for hot swapping a programmable adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals |
US6202111B1 (en) | 1997-05-13 | 2001-03-13 | Micron Electronics, Inc. | Method for the hot add of a network adapter on a system including a statically loaded adapter driver |
US6182180B1 (en) | 1997-05-13 | 2001-01-30 | Micron Electronics, Inc. | Apparatus for interfacing buses |
US6247898B1 (en) | 1997-05-13 | 2001-06-19 | Micron Electronics, Inc. | Computer fan speed control system |
US6243773B1 (en) | 1997-05-13 | 2001-06-05 | Micron Electronics, Inc. | Configuration management system for hot adding and hot replacing devices |
US6418492B1 (en) | 1997-05-13 | 2002-07-09 | Micron Electronics | Method for computer implemented hot-swap and hot-add |
US6338150B1 (en) | 1997-05-13 | 2002-01-08 | Micron Technology, Inc. | Diagnostic and managing distributed processor system |
US5892928A (en) | 1997-05-13 | 1999-04-06 | Micron Electronics, Inc. | Method for the hot add of a network adapter on a system including a dynamically loaded adapter driver |
US6173346B1 (en) | 1997-05-13 | 2001-01-09 | Micron Electronics, Inc. | Method for hot swapping a programmable storage adapter using a programmable processor for selectively enabling or disabling power to adapter slot in response to respective request signals |
US6179486B1 (en) | 1997-05-13 | 2001-01-30 | Micron Electronics, Inc. | Method for hot add of a mass storage adapter on a system including a dynamically loaded adapter driver |
US6243838B1 (en) | 1997-05-13 | 2001-06-05 | Micron Electronics, Inc. | Method for automatically reporting a system failure in a server |
US6249834B1 (en) | 1997-05-13 | 2001-06-19 | Micron Technology, Inc. | System for expanding PCI bus loading capacity |
US6189109B1 (en) | 1997-05-13 | 2001-02-13 | Micron Electronics, Inc. | Method of remote access and control of environmental conditions |
US6163853A (en) | 1997-05-13 | 2000-12-19 | Micron Electronics, Inc. | Method for communicating a software-generated pulse waveform between two servers in a network |
US6282673B1 (en) | 1997-05-13 | 2001-08-28 | Micron Technology, Inc. | Method of recording information system events |
US6263387B1 (en) | 1997-10-01 | 2001-07-17 | Micron Electronics, Inc. | System for automatically configuring a server after hot add of a device |
US6199173B1 (en) | 1997-10-01 | 2001-03-06 | Micron Electronics, Inc. | Method for mapping environmental resources to memory for program access |
US6212585B1 (en) | 1997-10-01 | 2001-04-03 | Micron Electronics, Inc. | Method of automatically configuring a server after hot add of a device |
US6088816A (en) | 1997-10-01 | 2000-07-11 | Micron Electronics, Inc. | Method of displaying system status |
US6035420A (en) * | 1997-10-01 | 2000-03-07 | Micron Electronics, Inc. | Method of performing an extensive diagnostic test in conjunction with a bios test routine |
US6065053A (en) | 1997-10-01 | 2000-05-16 | Micron Electronics, Inc. | System for resetting a server |
US6154835A (en) | 1997-10-01 | 2000-11-28 | Micron Electronics, Inc. | Method for automatically configuring and formatting a computer system and installing software |
US6009541A (en) * | 1997-10-01 | 1999-12-28 | Micron Electronics, Inc. | Apparatus for performing an extensive diagnostic test in conjunction with a bios test routine |
US6138179A (en) | 1997-10-01 | 2000-10-24 | Micron Electronics, Inc. | System for automatically partitioning and formatting a primary hard disk for installing software in which selection of extended partition size is not related to size of hard disk |
US6175490B1 (en) | 1997-10-01 | 2001-01-16 | Micron Electronics, Inc. | Fault tolerant computer system |
US6178466B1 (en) * | 1998-06-12 | 2001-01-23 | Unisys Corporation | System for maximizing bandpass on an interface directly coupling two units where the interface has independently operative data and address interconnections, and computer sysem employing same. |
KR100285956B1 (en) | 1998-06-30 | 2001-04-16 | 윤종용 | Apparatus and method for controlling synchronous and asynchronous devices connected to high speed serial bus |
US6205503B1 (en) | 1998-07-17 | 2001-03-20 | Mallikarjunan Mahalingam | Method for the hot swap and add of input/output platforms and devices |
US6223234B1 (en) | 1998-07-17 | 2001-04-24 | Micron Electronics, Inc. | Apparatus for the hot swap and add of input/output platforms and devices |
US6209052B1 (en) * | 1998-09-30 | 2001-03-27 | Compaq Computer Corporation | System and method for suppressing processor cycles to memory until after a peripheral device write cycle is acknowledged by the memory arbiter |
US6145039A (en) * | 1998-11-03 | 2000-11-07 | Intel Corporation | Method and apparatus for an improved interface between computer components |
US20030110317A1 (en) * | 1998-11-03 | 2003-06-12 | Jasmin Ajanovic | Method and apparatus for an improved interface between a memory control hub and an input/output control hub |
US6141710A (en) * | 1998-12-15 | 2000-10-31 | Daimlerchrysler Corporation | Interfacing vehicle data bus to intelligent transportation system (ITS) data bus via a gateway module |
JP3489488B2 (en) * | 1999-06-07 | 2004-01-19 | ティアック株式会社 | Data record device and module device |
US6792495B1 (en) * | 1999-07-27 | 2004-09-14 | Intel Corporation | Transaction scheduling for a bus system |
US6374317B1 (en) | 1999-10-07 | 2002-04-16 | Intel Corporation | Method and apparatus for initializing a computer interface |
US6516375B1 (en) | 1999-11-03 | 2003-02-04 | Intel Corporation | Peripheral component interconnect (PCI) configuration emulation for hub interface |
US7039047B1 (en) | 1999-11-03 | 2006-05-02 | Intel Corporation | Virtual wire signaling |
US6353867B1 (en) * | 2000-01-14 | 2002-03-05 | Insilicon Corporation | Virtual component on-chip interface |
US6871251B1 (en) * | 2000-05-17 | 2005-03-22 | Marvell International Ltd. | High latency interface between hardware components |
US7389374B1 (en) | 2000-05-17 | 2008-06-17 | Marvell International Ltd. | High latency interface between hardware components |
US7281065B1 (en) | 2000-08-17 | 2007-10-09 | Marvell International Ltd. | Long latency interface protocol |
US7389358B1 (en) * | 2000-09-13 | 2008-06-17 | Fortinet, Inc. | Distributed virtual system to support managed, network-based services |
US6658520B1 (en) * | 2000-09-26 | 2003-12-02 | Intel Corporation | Method and system for keeping two independent busses coherent following a direct memory access |
US6587926B2 (en) * | 2001-07-12 | 2003-07-01 | International Business Machines Corporation | Incremental tag build for hierarchical memory architecture |
US6587924B2 (en) * | 2001-07-12 | 2003-07-01 | International Business Machines Corporation | Scarfing within a hierarchical memory architecture |
US6587925B2 (en) * | 2001-07-12 | 2003-07-01 | International Business Machines Corporation | Elimination of vertical bus queueing within a hierarchical memory architecture |
US7028124B2 (en) * | 2001-09-26 | 2006-04-11 | Intel Corporation | Method and apparatus for dual queue head processing of interrupt endpoints |
US6807593B1 (en) * | 2001-11-01 | 2004-10-19 | Lsi Logic Corporation | Enhanced bus architecture for posted read operation between masters and slaves |
US6959372B1 (en) * | 2002-02-19 | 2005-10-25 | Cogent Chipware Inc. | Processor cluster architecture and associated parallel processing methods |
US7085866B1 (en) | 2002-02-19 | 2006-08-01 | Hobson Richard F | Hierarchical bus structure and memory access protocol for multiprocessor systems |
US6973520B2 (en) * | 2002-07-11 | 2005-12-06 | International Business Machines Corporation | System and method for providing improved bus utilization via target directed completion |
US7085857B2 (en) * | 2002-11-13 | 2006-08-01 | Hewlett-Packard Development Company, L.P. | Identifier module integrity |
US7653757B1 (en) * | 2004-08-06 | 2010-01-26 | Zilker Labs, Inc. | Method for using a multi-master multi-slave bus for power management |
US7506179B2 (en) | 2003-04-11 | 2009-03-17 | Zilker Labs, Inc. | Method and apparatus for improved DC power delivery management and configuration |
US7685320B1 (en) * | 2003-04-11 | 2010-03-23 | Zilker Labs, Inc. | Autonomous sequencing and fault spreading |
US7793005B1 (en) * | 2003-04-11 | 2010-09-07 | Zilker Labs, Inc. | Power management system using a multi-master multi-slave bus and multi-function point-of-load regulators |
JP4597507B2 (en) | 2003-12-02 | 2010-12-15 | 株式会社日立製作所 | Storage device control apparatus and storage device control apparatus control method |
JP4055903B2 (en) * | 2003-12-26 | 2008-03-05 | シャープ株式会社 | Bus communication system |
US20060050693A1 (en) * | 2004-09-03 | 2006-03-09 | James Bury | Building data packets for an advanced switching fabric |
US7260661B2 (en) * | 2004-09-03 | 2007-08-21 | Intel Corporation | Processing replies to request packets in an advanced switching context |
US20060050722A1 (en) * | 2004-09-03 | 2006-03-09 | James Bury | Interface circuitry for a receive ring buffer of an as fabric end node device |
US20070041383A1 (en) * | 2005-04-05 | 2007-02-22 | Mohmmad Banikazemi | Third party node initiated remote direct memory access |
US20070050095A1 (en) * | 2005-09-01 | 2007-03-01 | Polaris Industries Inc. | Controller area network based self-configuring vehicle management system and method |
US8515342B2 (en) * | 2005-10-12 | 2013-08-20 | The Directv Group, Inc. | Dynamic current sharing in KA/KU LNB design |
JP4869714B2 (en) * | 2006-01-16 | 2012-02-08 | 株式会社ソニー・コンピュータエンタテインメント | Information processing apparatus, signal transmission method, and bridge |
US7748746B2 (en) * | 2007-01-17 | 2010-07-06 | Polaris Industries Inc. | Fuel tank arrangement for a vehicle |
US7669682B2 (en) | 2007-01-17 | 2010-03-02 | Polaris Industries Inc. | Rear suspension for a two wheeled vehicle |
US8120203B2 (en) * | 2008-07-18 | 2012-02-21 | Intersil Americas Inc. | Intelligent management of current sharing group |
US8239597B2 (en) * | 2008-07-18 | 2012-08-07 | Intersil Americas Inc. | Device-to-device communication bus for distributed power management |
US8120205B2 (en) * | 2008-07-18 | 2012-02-21 | Zilker Labs, Inc. | Adding and dropping phases in current sharing |
US8237423B2 (en) * | 2008-07-18 | 2012-08-07 | Intersil Americas Inc. | Active droop current sharing |
US8994494B2 (en) | 2008-10-10 | 2015-03-31 | Polaris Industries Inc. | Vehicle security system |
WO2010064939A1 (en) | 2008-12-05 | 2010-06-10 | Business Intelligence Solutions Safe B.V. | Methods, apparatus and systems for data visualization and related applications |
JP5316502B2 (en) * | 2010-09-16 | 2013-10-16 | 日本電気株式会社 | I / O bridge device, response notification method, and program |
JP5837570B2 (en) * | 2011-03-25 | 2015-12-24 | テルモ株式会社 | Body fluid component measurement system |
US20130185477A1 (en) * | 2012-01-18 | 2013-07-18 | International Business Machines Corporation | Variable latency memory delay implementation |
US9251108B2 (en) * | 2012-11-05 | 2016-02-02 | International Business Machines Corporation | Managing access to shared buffer resources |
BR112015020500A2 (en) | 2013-02-26 | 2017-07-18 | Polaris Inc | methods for facilitating the use of a vehicle, meter for off-road vehicle, interactive system for use in connection with the use of passenger vehicles, and application incorporated into computer readable media |
US9324195B2 (en) | 2013-02-26 | 2016-04-26 | Polaris Industries Inc. | Recreational vehicle interactive, telemetry, mapping, and trip planning system |
US11209286B2 (en) | 2013-02-26 | 2021-12-28 | Polaris Industies Inc. | Recreational vehicle interactive telemetry, mapping and trip planning system |
JP6069031B2 (en) | 2013-03-04 | 2017-01-25 | 株式会社日立製作所 | Computer and memory management method |
US10019546B1 (en) * | 2015-10-30 | 2018-07-10 | Amazon Technologies, Inc. | Modular system on chip configuration system |
AU2017217554A1 (en) | 2016-02-10 | 2018-08-23 | Polaris Industries Inc. | Recreational vehicle group management system |
US11400997B2 (en) | 2016-05-23 | 2022-08-02 | Indian Motorcycle International, LLC | Display systems and methods for a recreational vehicle |
US10664424B2 (en) | 2017-11-02 | 2020-05-26 | Texas Instruments Incorporated | Digital bus activity monitor |
US10795850B2 (en) | 2019-02-26 | 2020-10-06 | Texas Instruments Incorporated | Methods and apparatus to transition devices between operational states |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US538224A (en) * | 1895-04-23 | borradaile | ||
US3997896A (en) * | 1975-06-30 | 1976-12-14 | Honeywell Information Systems, Inc. | Data processing system providing split bus cycle operation |
US4128883A (en) * | 1977-09-30 | 1978-12-05 | Ncr Corporation | Shared busy means in a common bus environment |
US4290102A (en) * | 1977-10-25 | 1981-09-15 | Digital Equipment Corporation | Data processing system with read operation splitting |
US4232366A (en) * | 1978-10-25 | 1980-11-04 | Digital Equipment Corporation | Bus for a data processing system with overlapped sequences |
US4281380A (en) * | 1978-12-27 | 1981-07-28 | Harris Corporation | Bus collision avoidance system for distributed network data processing communications system |
US4543628A (en) * | 1983-01-28 | 1985-09-24 | Digital Equipment Corporation | Bus for data processing system with fault cycle operation |
US4821174A (en) * | 1984-03-20 | 1989-04-11 | Westinghouse Electric Corp. | Signal processing system including a bus control module |
JPS611153A (en) * | 1984-05-17 | 1986-01-07 | Fujitsu Ltd | Control method of plural call simultaneous incoming |
US4941088A (en) * | 1985-02-05 | 1990-07-10 | Digital Equipment Corporation | Split bus multiprocessing system with data transfer between main memory and caches using interleaving of sub-operations on sub-busses |
US4797815A (en) * | 1985-11-22 | 1989-01-10 | Paradyne Corporation | Interleaved synchronous bus access protocol for a shared memory multi-processor system |
US4785394A (en) * | 1986-09-19 | 1988-11-15 | Datapoint Corporation | Fair arbitration technique for a split transaction bus in a multiprocessor computer system |
US4953072A (en) * | 1987-05-01 | 1990-08-28 | Digital Equipment Corporation | Node for servicing interrupt request messages on a pended bus |
KR910007643B1 (en) * | 1987-05-01 | 1991-09-28 | 디지탈 이큅먼트 코오포레이숀 | Apparatus and method for serving interrupts utilizing pended bus |
US4821380A (en) * | 1987-09-28 | 1989-04-18 | Crosby Eddie G | Quick cinch |
JPH01161461A (en) | 1987-12-17 | 1989-06-26 | Mitsubishi Electric Corp | Bus interface |
US5001625A (en) * | 1988-03-24 | 1991-03-19 | Gould Inc. | Bus structure for overlapped data transfer |
US5235684A (en) * | 1988-06-30 | 1993-08-10 | Wang Laboratories, Inc. | System bus having multiplexed command/id and data |
JP2504548B2 (en) * | 1988-12-14 | 1996-06-05 | 富士通株式会社 | Data transfer control method |
JP2727514B2 (en) * | 1989-09-18 | 1998-03-11 | 富士通株式会社 | Transfer destination ID designating circuit |
US5038224A (en) * | 1989-12-22 | 1991-08-06 | Bell Communications Research, Inc. | Video imaging device in a teleconferencing system |
JP2820752B2 (en) * | 1990-01-19 | 1998-11-05 | 日本電信電話株式会社 | Cache Memory Coincidence Control Method in Tightly Coupled Multiprocessor System |
JP2764452B2 (en) * | 1990-01-29 | 1998-06-11 | 日本電信電話株式会社 | Bus transfer response method |
JP2825914B2 (en) * | 1990-02-26 | 1998-11-18 | 日本電信電話株式会社 | Communication system between processors |
JPH03278156A (en) | 1990-03-27 | 1991-12-09 | Pfu Ltd | Bus access control system |
JPH03288957A (en) * | 1990-04-06 | 1991-12-19 | Nippon Telegr & Teleph Corp <Ntt> | Evaluation parameter measuring system for split transfer bus |
JP2910303B2 (en) * | 1990-06-04 | 1999-06-23 | 株式会社日立製作所 | Information processing device |
US5237567A (en) * | 1990-10-31 | 1993-08-17 | Control Data Systems, Inc. | Processor communication bus |
US5191649A (en) * | 1990-12-21 | 1993-03-02 | Intel Corporation | Multiprocessor computer system with data bus and ordered and out-of-order split data transactions |
US5369748A (en) * | 1991-08-23 | 1994-11-29 | Nexgen Microsystems | Bus arbitration in a dual-bus architecture where one bus has relatively high latency |
US5341495A (en) * | 1991-10-04 | 1994-08-23 | Bull Hn Information Systems, Inc. | Bus controller having state machine for translating commands and controlling accesses from system bus to synchronous bus having different bus protocols |
EP0555680B1 (en) * | 1992-02-14 | 1999-10-13 | Motorola, Inc. | A method and apparatus for determining instruction execution ordering in a data processing system |
JP3411300B2 (en) * | 1992-02-18 | 2003-05-26 | 株式会社日立製作所 | Information processing device |
JPH05282143A (en) * | 1992-03-30 | 1993-10-29 | Nec Ibaraki Ltd | Main storage access control circuit |
US5388224A (en) * | 1992-04-24 | 1995-02-07 | Digital Equipment Corporation | Processor identification mechanism for a multiprocessor system |
US5379384A (en) * | 1992-06-05 | 1995-01-03 | Intel Corporation | Configuration data loopback in a bus bridge circuit |
US6330629B1 (en) * | 1993-02-11 | 2001-12-11 | Hitachi, Ltd. | Information processing system |
-
1992
- 1992-02-18 JP JP03042892A patent/JP3411300B2/en not_active Expired - Lifetime
-
1995
- 1995-10-18 US US08/544,727 patent/US5671371A/en not_active Expired - Lifetime
-
1997
- 1997-04-21 US US08/847,974 patent/US5881255A/en not_active Expired - Lifetime
-
1998
- 1998-12-01 US US09/203,621 patent/US5941973A/en not_active Expired - Lifetime
-
1999
- 1999-04-23 US US09/296,660 patent/US6128688A/en not_active Expired - Lifetime
-
2000
- 2000-02-28 US US09/514,351 patent/US6219738B1/en not_active Expired - Lifetime
-
2001
- 2001-02-07 US US09/777,960 patent/US6341323B2/en not_active Expired - Fee Related
- 2001-11-26 US US09/991,925 patent/US6519667B2/en not_active Expired - Fee Related
-
2002
- 2002-10-22 US US10/274,881 patent/US7177970B2/en not_active Expired - Fee Related
-
2006
- 2006-12-21 US US11/642,511 patent/US7340552B2/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090094389A1 (en) * | 2007-10-09 | 2009-04-09 | Seagate Technology, Llc | System and method of matching data rates |
US9201790B2 (en) * | 2007-10-09 | 2015-12-01 | Seagate Technology Llc | System and method of matching data rates |
CN108694142A (en) * | 2017-04-06 | 2018-10-23 | 广达电脑股份有限公司 | Improve system, method and the computer readable storage means of server module addressing |
Also Published As
Publication number | Publication date |
---|---|
US20030070020A1 (en) | 2003-04-10 |
US20070106832A1 (en) | 2007-05-10 |
US6219738B1 (en) | 2001-04-17 |
US20020032817A1 (en) | 2002-03-14 |
US7340552B2 (en) | 2008-03-04 |
US6341323B2 (en) | 2002-01-22 |
JP3411300B2 (en) | 2003-05-26 |
US6128688A (en) | 2000-10-03 |
US5881255A (en) | 1999-03-09 |
US5941973A (en) | 1999-08-24 |
US5671371A (en) | 1997-09-23 |
US7177970B2 (en) | 2007-02-13 |
US6519667B2 (en) | 2003-02-11 |
JPH05233528A (en) | 1993-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6341323B2 (en) | Information processing system | |
US5799207A (en) | Non-blocking peripheral access architecture having a register configure to indicate a path selection for data transfer between a master, memory, and an I/O device | |
US6078983A (en) | Multiprocessor system having distinct data bus and address bus arbiters | |
US3940743A (en) | Interconnecting unit for independently operable data processing systems | |
US4523272A (en) | Bus selection control in a data transmission apparatus for a multiprocessor system | |
US5752076A (en) | Dynamic programming of bus master channels by intelligent peripheral devices using communication packets | |
US4933838A (en) | Segmentable parallel bus for multiprocessor computer systems | |
KR100231897B1 (en) | Dma control circuit receiving size data of dma channel | |
US6189062B1 (en) | Apparatus and method for address translation in bus bridge devices | |
US6425037B1 (en) | Information processing system, bus arbiter, and bus controlling method | |
JPH04257054A (en) | Inter-channel connecting apparatus | |
US5526495A (en) | Bus control system in a multi-processor system | |
KR100288036B1 (en) | Processor for information processing apparatus | |
US5754802A (en) | Increasing data transfer efficiency for a read operation in a non-split transaction bus environment by substituting a write operation for the read operation | |
JP3698324B2 (en) | Workstation with direct memory access controller and interface device to data channel | |
JPH06149730A (en) | System bus, bus control system, and its bus converting device | |
JP2727514B2 (en) | Transfer destination ID designating circuit | |
JP3411520B2 (en) | Information processing device | |
EP1193605B1 (en) | Apparatus and method for the transfer of signal groups between digital signal processors in a digital signal processing unit | |
JP2503059B2 (en) | Connection device between different types of buses | |
KR0143685B1 (en) | A circuit for interfacing an aal processor to sbus | |
KR19980037089A (en) | Job control device and method in distributed processing system | |
JPH07334453A (en) | Memory access system | |
JPH0512219A (en) | Process transferring system | |
JPS59119465A (en) | Microcomputer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140122 |