US11631769B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US11631769B2
US11631769B2 US17/321,960 US202117321960A US11631769B2 US 11631769 B2 US11631769 B2 US 11631769B2 US 202117321960 A US202117321960 A US 202117321960A US 11631769 B2 US11631769 B2 US 11631769B2
Authority
US
United States
Prior art keywords
metal
crystalline
contact
seeding layer
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US17/321,960
Other languages
English (en)
Other versions
US20220069129A1 (en
Inventor
Geunwoo Kim
Wandon Kim
Heonbok Lee
Yoontae Hwang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HWANG, Yoontae, KIM, GEUNWOO, KIM, WANDON, LEE, HEONBOK
Publication of US20220069129A1 publication Critical patent/US20220069129A1/en
Application granted granted Critical
Publication of US11631769B2 publication Critical patent/US11631769B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76876—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for deposition from the gas phase, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
    • H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET

Definitions

  • Embodiments relate to a semiconductor device.
  • a semiconductor device may include an integrated circuit including various transistors. With high-density integration of semiconductor elements, scaling down of transistors has been gradually accelerated, and accordingly, a critical dimension (CD) of a contact has also decreased.
  • CD critical dimension
  • Embodiments are directed to a semiconductor device, including: a fin-type active region extending on a substrate in a first direction that is parallel to an upper surface of the substrate; a gate structure extending across the fin-type active region in a second direction, parallel to the upper surface of the substrate and different from the first direction; a source/drain region in the fin-type active region on one side of the gate structure; an insulating portion covering the gate structure and the source/drain region; a first contact structure penetrating through the insulating portion and connected to the source/drain region; and a second contact structure penetrating through the insulating portion and connected to the gate structure.
  • At least one of the first and second contact structures may include a seeding layer on at least one of the gate structure and the source/drain region and including a first crystalline metal, and a contact plug on the seeding layer and including a second crystalline metal different from the first crystalline metal.
  • the second crystalline metal may be substantially lattice-matched to the first crystalline metal at an interface between the seeding layer and the contact plug.
  • Embodiments are also directed to a semiconductor device, including: a substrate having a contact region; a first insulating layer on the substrate and having a first contact hole connected to the contact region; a first seeding layer on the contact region in the first contact hole and including a first crystalline metal; and a first contact metal on the first seeding layer, filling the first contact hole, and including a second crystalline metal.
  • the second crystalline metal may be substantially lattice-matched to the first crystalline metal at an interface between the first and second crystalline metals.
  • Embodiments are also directed to a semiconductor device, including: a fin-type active region extending on a substrate in a first direction, parallel to an upper surface of the substrate; a gate structure extending across the fin-type active region in a second direction, which is parallel to the upper surface of the substrate and different from the first direction; a source/drain region in the fin-type active region on one side of the gate structure; a first contact structure connected to the source/drain region; and a second contact structure connected to the gate structure.
  • At least one of the first and second contact structures may include a seeding layer on at least one of the gate structure and the source/drain region, and a contact plug on the seeding layer.
  • the seeding layer may include a first crystalline conductive material, the contact plug includes a second crystalline conductive material.
  • the first and second crystalline conductive materials may have a same crystal structure, and a difference between lattice constants of the first and second crystalline conductive materials may be less than 1%.
  • FIG. 1 is a plan view illustrating a semiconductor device according to an example embodiment
  • FIGS. 2 A through 2 C are cross-sectional views of the semiconductor device illustrated in FIG. 1 , taken along lines I 1 -I 1 ′, I 2 -I 2 ′, II-II′, and respectively;
  • FIG. 3 is an enlarged view illustrating a part “A 1 ” of the semiconductor device illustrated in FIG. 2 A ;
  • FIG. 4 is a schematic diagram illustrating a crystal structure at an interface between a seeding layer and a contact plug in a contact structure illustrated in FIG. 3 ;
  • FIG. 5 is an enlarged view illustrating a part “A 2 ” of the semiconductor device illustrated in FIG. 2 B ;
  • FIGS. 6 A through 6 D are cross-sectional views illustrating main processes of a method for manufacturing a semiconductor package according to an example embodiment
  • FIGS. 7 and 8 are cross-sectional views of contact structures that may be adopted for the semiconductor device according to various example embodiments (formation at a side surface) (formation of a fine structure);
  • FIG. 9 is a cross-sectional view illustrating a contact structure that may be adopted for the semiconductor device according to an example embodiment
  • FIG. 10 is a cross-sectional view of a semiconductor device according to an example embodiment
  • FIG. 11 is a cross-sectional view of a semiconductor device according to an example embodiment.
  • FIG. 12 is a cross-sectional view illustrating a semiconductor device according to an example embodiment.
  • FIG. 1 is a plan view illustrating main components of a semiconductor device according to an example embodiment
  • FIGS. 2 A through 2 C are cross-sectional views of the semiconductor device illustrated in FIG. 1 , taken along lines I 1 -I 1 ′, I 2 -I 2 ′, and II-II′, respectively.
  • a semiconductor device 100 may include a fin-type active region 105 extending on a substrate 101 in a first direction (X direction of FIG. 1 ) parallel to an upper surface of the substrate 101 , and a gate structure GS extending across the fin-type active region 105 in a second direction (Y direction of FIG. 1 ), which is different from the first direction (X direction).
  • the substrate 101 may include a Group IV semiconductor such as Si or Ge, a Group IV-IV compound semiconductor such as SiGe or SiC, or a Group III-V compound semiconductor such as GaAs, InAs, or InP.
  • the substrate 101 may include an active region AR.
  • the active region AR may be a conductive region such as a well that is doped with an impurity or a structure that is doped with an impurity.
  • the active region AR may be an N-type well for a P-type metal-oxide semiconductor (PMOS) transistor, or a P-type well for an N-type metal-oxide semiconductor (NMOS) transistor.
  • PMOS P-type metal-oxide semiconductor
  • NMOS N-type metal-oxide semiconductor
  • the fin-type active region 105 may be on an upper surface of the active region AR.
  • the fin-type active region 105 may have a structure that protrudes from the upper surface of the active region AR in a third direction (Z direction of FIG. 1 ) (which is perpendicular to the first and second directions).
  • the fin-type active region 105 may be referred to herein as an active fin 105 .
  • the number of active fins 105 is three, but is not limited thereto.
  • a single active fin 105 may be formed, or a different number of multiple active fins 105 may be formed.
  • three active fins 105 may be arranged parallel to one another on the active region AR in the second direction, and may each extend in the first direction (X direction).
  • the active fin 105 may be provided as an active region of a transistor.
  • a device isolation film 107 may define the active region AR and the active fin 105 .
  • the device isolation film 107 may be formed of an insulating material such as silicon oxide.
  • the device isolation film 107 may include a first isolation region 107 a defining the active region AR, and a second isolation region 107 b defining the active fin 105 .
  • the first isolation region 107 a may have a bottom surface deeper than that of the second isolation region 107 b .
  • the first isolation region 107 a may be a deep trench isolation (DTI).
  • the first isolation region 107 a may be a shallow trench isolation (STI).
  • the second isolation region 107 b may be on the active region AR.
  • the active fin 105 may penetrate through the second isolation region 107 b and partially protrude from an upper surface of the second isolation region 107 b.
  • the gate structure GS may have a line structure expending in the second direction (Y direction) intersecting the first direction (X direction) as illustrated in FIG. 1 .
  • the gate structure GS may overlap with a region of the active fin 105 .
  • the gate structure GS may include gate spacers 141 , a gate insulating layer 142 sequentially disposed between the gate spacers 141 , a gate electrode 145 , and a gate capping layer 147 on the gate electrode 145 .
  • the gate electrode 145 may be formed of doped polysilicon, metal, a conductive metal nitride, a conductive metal carbide, or a combination thereof.
  • the gate electrode 145 may be formed of Al, Cu, Ti, Ta, W, Mo, TaN, NiSi, CoSi, TiN, WN, TiAl, TiAlN, TaCN, TaC, or TaSiN, or a combination thereof, but the material of the gate electrode 145 is not limited thereto.
  • the gate electrode 145 may include a work-function-metal-containing layer and a gap-fill metal film.
  • the work-function-metal-containing layer may contain at least one metal selected from Ti, W, Ru, Nb, Mo, Hf, Ni, Co, Pt, Yb, Tb, Dy, Er, and Pd.
  • the gap-fill metal film may be a W film or an Al film.
  • the gate electrode 145 may include a stack structure of TiAlC/TiN/W, a stack structure of TiN/TaN/TiAlC/TiN/W, or a stack structure of TiN/TaN/TiN/TiAlC/TiN/W, but is not limited thereto.
  • the gate insulating layer 142 may be on a bottom surface and side walls of the gate electrode 145 , and may extend in the second direction (the Y direction of FIG. 1 ) along the bottom surface of the gate electrode 145 .
  • the gate insulating layer 142 may be interposed between the gate electrode 145 and the active fin 105 , and between the gate electrode 145 and the upper surface of the device isolation film 107 .
  • Examples of the gate insulating layer 142 may include a silicon oxide film, a silicon oxynitride film, a high dielectric film having a dielectric constant higher than that of the silicon oxide film, and a combination thereof.
  • the high dielectric film may be formed of a metal oxide or a metal oxynitride.
  • the high dielectric film that may be used as the gate insulating layer 142 may include HfO 2 , HfSiO, HfSiON, HfTaO, HfSiO, HfZrO, ZrO 2 , Al 2 O 3 or a combination thereof, but is not limited thereto.
  • the gate capping layer 147 may be on the gate electrode 145 .
  • the gate capping layer 147 may cover an upper surface of the gate electrode 145 and extend in the second direction (the Y direction of FIG. 1 ).
  • the gate capping layer 147 may include silicon nitride or silicon oxynitride.
  • the gate spacers 141 may be on opposite side walls of the gate electrode 145 and opposite side walls of the gate capping layer 147 .
  • the gate spacers 141 may extend on the opposite side walls of the gate electrode 145 along the direction in which the gate electrode 145 extends, and the gate insulating layer 142 may be interposed between the gate electrode 145 and the gate spacers 141 .
  • the gate spacer 141 may include silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy), silicon carbonitride (SiCxNy), silicon oxycarbonitride (SiOxCyNz), or a combination thereof.
  • the gate spacer 141 may include a plurality of layers that each are formed of a different material.
  • FIGS. 2 A and 2 B illustrate a case where the gate spacer 141 includes a single layer, the gate spacer 141 may include a plurality of spacer layers that are sequentially stacked on the side wall of the gate electrode 145 and each have a different dielectric constant.
  • the semiconductor device 100 may include source/drain regions 110 in partial regions of the active fin 105 that are positioned on opposite sides of the gate structure GS.
  • the source/drain regions 110 may be formed by forming recesses in the partial regions of the active fin 105 and performing selective epitaxial growth (SEG) on the recesses.
  • the source/drain region 110 may be formed of, e.g., Si, SiGe, or Ge.
  • the source/drain region 110 may have a different material or different shape between an N-type transistor and a P-type transistor.
  • the source/drain region 110 may be formed of silicon-germanium (SiGe), and may be doped with a P-type impurity (for example, boron (B), indium (In), or gallium (Ga)).
  • a P-type impurity for example, boron (B), indium (In), or gallium (Ga)
  • the source/drain region 110 may have a pentagonal shape.
  • the source/drain region 110 may be formed of silicon, and may be doped with an N-type impurity (for example, phosphorus (P), nitrogen (N), arsenic (As), or antimony (Sb)).
  • N-type impurity for example, phosphorus (P), nitrogen (N), arsenic (As), or antimony (Sb)
  • a cross section (Y-Z cross section) of the source/drain region 110 may have a hexagonal shape or have a polygonal shape having a gentle angle.
  • the source/drain region 110 , the active fin 105 , and the gate structure GS may form a three-dimensional semiconductor element such as a fin field-effect transistor (FinFET).
  • FinFET fin field-effect transistor
  • the semiconductor device 100 may include a first contact structure CS 1 penetrating through an insulating portion 160 and connected to the source/drain region 110 , and a second contact structure CS 2 penetrating through the insulating portion 160 and connected to the gate electrode 145 of the gate structure GS.
  • the insulating portion 160 may include an inter-gate insulating film 161 and a capping insulating film 162 that are sequentially stacked on the source/drain region 110 .
  • the inter-gate insulating film 161 may be disposed between adjacent gate structures GS, and cover the source/drain region 110 and the device isolation film 107 .
  • the inter-gate insulating film 161 may have an upper surface that is substantially coplanar with upper surfaces of the gate spacer 141 and the gate capping layer 147 .
  • at least one of the inter-gate insulating film 161 or the capping insulating film 162 may be formed of silicon nitride, silicon oxide, or silicon oxynitride.
  • the inter-gate insulating film 161 may be formed of TEOS, USG, PSG, BSG, BPSG, FSG, SOG, TOSZ, or a combination thereof.
  • the inter-gate insulating film 161 may be formed by, e.g., chemical vapor deposition (CVD) or spin-coating.
  • each of the first and second contact structures CS 1 and CS 2 may include a seeding layer 182 and a contact plug 185 on the seeding layer 182 .
  • the seeding layer 182 may be on each of the gate electrode 145 and the source/drain region 110 .
  • the seeding layer 182 may be positioned on the bottom of each of the first and second contact structures CS 1 and CS 2 to enhance bonding strength between the gate electrode 145 and the contact plug 185 and between the source/drain region 110 and the contact plug 185 . As a result, the seeding layer 182 may effectively prevent the contact plug 185 from falling off during processing such as chemical-mechanical polishing (CMP) (see FIG. 6 D ).
  • CMP chemical-mechanical polishing
  • the seeding layer 182 includes a first crystalline metal
  • the contact plug 185 includes a second crystalline metal different from the first crystalline metal.
  • the crystalline metal may include a polycrystalline metal or a monocrystalline metal.
  • the seeding layer 182 may be formed of a metal having a relatively low resistance like the contact plug 185 . Thus, a contact resistance may be decreased.
  • the contact plug 185 may have an increased grain size according to a grain size of the seeding layer 182 , i.e., the first crystalline metal. A mean free path may decrease due to the increase in grain size.
  • the contact plug 185 may be formed of a material having a low resistance.
  • FIG. 3 is an enlarged view of a part “A 1 ” of the semiconductor device illustrated in FIG. 2 A .
  • a metal silicide film 120 may be on the source/drain region 110 .
  • the metal silicide film 120 may be on a recessed region 110 R of the source/drain region 110 .
  • the metal silicide film 120 may be a crystalline silicide film.
  • the metal silicide film 120 may be a silicide film containing Ti, W, Ru, Nb, Mo, Hf, Ni, Co, Pt, Yb, Tb, Dy, Er, Pd, or a combination thereof.
  • the metal silicide film 120 may be formed of CoSi, NiSi, or TiSi.
  • the first contact structure CS 1 may include the seeding layer 182 on the metal silicide film 120 , and the contact plug 185 on the seeding layer 182 .
  • each of the seeding layer 182 and the contact plug 185 may be formed of a polycrystalline metal.
  • the seeding layer 182 includes a first crystalline metal including first grains G 1
  • the contact plug 185 includes a second crystalline metal including second grains G 2
  • the first and second grains G 1 and G 2 are defined by ground boundaries GB 1 and GB 2 , respectively, and may each have in-plane crystalline orientation.
  • the crystalline orientation of each of the crystal grains G 1 and G 2 is schematically illustrated as diagonal lines in each of the crystal grains G 1 and G 2 in FIG. 3 .
  • the crystalline orientation of the second crystalline metal depends on the crystalline orientation of the first crystalline metal, which is the seeding layer 182 , and the second crystalline metal may be deposited on the first crystalline metal like the epitaxial growth. Such a crystalline orientation may be confirmed by an X-ray diffraction method.
  • the second crystalline metal may be substantially lattice-matched to the first crystalline metal at an interface between the seeding layer 182 and the contact plug 185 . That is, the crystal lattice in the first grains G 1 and the crystal lattice in the second grains G 2 adjacent to the first grains G 1 may be substantially matched to each other, and a potential caused by mismatching may hardly exist in the adjacent second grains G 2 .
  • a condition for such a lattice-matching may be determined based on conditions of a crystal structure and a lattice constant.
  • the first and second crystalline metals may have the same crystal structure (for example, a body centered cubic (BCC) structure).
  • lattice constants ⁇ 1 and ⁇ 2 of the first and second crystalline metals may be substantially the same as each other or a difference between the lattice constants ⁇ 1 and ⁇ 2 of the first and second crystalline metals may be significantly small.
  • the difference between the lattice constants ⁇ 1 and ⁇ 2 of the first and second crystalline metals may be less than 1%.
  • one of the seeding layer 182 and the contact plug 185 may include tungsten (W), and the other one of the seeding layer 182 and the contact plug 185 may include molybdenum (Mo).
  • the seeding layer 182 may include tungsten (W) and the contact plug 185 may include molybdenum (Mo).
  • Tungsten (W) and molybdenum (Mo) may have the same body centered cubic structures BC 1 and BC 2 as crystal structures illustrated in FIG. 4 , and lattice constants ⁇ 1 and ⁇ 2 thereof may be 3.16 ⁇ and 3.15 ⁇ , respectively, and a difference between the lattice constants ⁇ 1 and ⁇ 2 may be less than 1%.
  • Molybdenum (as the second crystalline metal) may be deposited on tungsten (as the first crystalline metal), like the epitaxial growth, and crystal lattices of adjacent first and second grains may be matched to each other.
  • the grains G 2 of the contact plug 185 may have an increased size according to the size of the grains G 1 of the seeding layer 182 . As the grain size increases, the contact plug 185 having a low resistance may be provided.
  • the grains G 2 of the contact plug 185 may have, but is not limited to, a size of 7 nm or more, or a size of 10 nm or more.
  • a specific resistance of the contact plug 185 may be 50 ⁇ cm or less, or 10 ⁇ cm or less.
  • the seeding layer 182 may be on a bottom of a first contact hole CH 1 for the first contact structure CS 1 .
  • the contact plug 185 may be provided in the first contact hole CH 1 without a barrier film.
  • a side wall of the contact plug 185 may be in direct contact with the insulating portion 160 .
  • the thickness t of the seeding layer 182 may be 5 nm or less or 3 nm or less, but is not limited thereto.
  • the first crystalline metal for the seeding layer 182 may be formed by deposition such as physical vapor deposition (PVD) to secure a desired crystallinity.
  • PVD physical vapor deposition
  • the seeding layer 182 is formed of a metal is illustrated.
  • the seeding layer 182 may also be formed of another crystalline conductive material, e.g., a crystalline metal compound, that is lattice matched with the metal of the contact plug 185 .
  • the second contact structure CS 2 related to the gate structure GS may be implemented as a low-resistance contact structure, like the first contact structure CS 1 .
  • FIG. 5 is an enlarged view illustrating a part “A 2 ” of the semiconductor device illustrated in FIG. 2 B .
  • the second contact structure CS 2 illustrated in FIG. 5 may include the seeding layer 182 on the gate electrode 145 , and the contact plug 185 on the seeding layer 182 .
  • each of the seeding layer 182 and the contact plug 185 may be formed of a polycrystalline metal.
  • a metal silicide film may be formed in a contact region of the gate electrode 145 , like the first contact structure CS 1 .
  • the seeding layer 182 includes a first crystalline metal including first grains G 1 ′, and the contact plug 185 includes a second crystalline metal including second grains G 2 ′.
  • the first grains G 1 ′ and the second grains G 2 ′ may be defined by ground boundaries GB 2 ′, respectively.
  • the seeding layer 182 is also formed of a polycrystalline metal like the contact plug 185 .
  • the seeding layer 182 has a small area due to relatively small thickness, there is a possibility that the grain boundary is not observed in some selected cross sections.
  • the crystalline orientation of the second crystalline metal depends on the crystalline orientation of the first crystalline metal, which is the seeding layer 182 , and the second crystalline metal may be deposited on the first crystalline metal like the epitaxial growth.
  • the second crystalline metal may be substantially lattice-matched to the first crystalline metal at an interface between the seeding layer 182 and the contact plug 185 .
  • one of the seeding layer 182 and the contact plug 185 of the second contact structure CS 2 may include tungsten (W) and the other one of the seeding layer 182 and the contact plug 185 may include molybdenum (Mo).
  • the seeding layer 182 may include tungsten (W)
  • the contact plug 185 may include molybdenum (Mo).
  • the second contact structure CS 2 may be formed by processing like that for the first contact structure CS 1 .
  • the semiconductor device 100 may include a wiring line 190 connected to the first and second contact structures CS 1 and CS 2 on the first and contact structures CS 1 and CS 2 .
  • the wiring line 190 may include a part of wiring formed as part of a back end of line (BEOL).
  • First and second inter-layer insulating layers 172 and 173 may be on the insulating portion 160 .
  • An etch stop film 171 may be disposed between the insulating portion 160 (particularly, the capping insulating film 162 ) and the first inter-layer insulating layer 172 .
  • the etch stop film 171 may be formed of silicon nitride, silicon carbonitride, or aluminum nitride, or aluminum oxide.
  • the first and second inter-layer insulating layers 172 and 173 may be formed of silicon oxide, silicon nitride, or silicon oxynitride.
  • the wiring line 190 may include metal lines ML extending in the first direction (the X direction of FIG. 1 ), and metal vias (VM) disposed between the first and second contact structures CS 1 and CS 2 , and the metal lines ML.
  • metal lines ML extending in the first direction (the X direction of FIG. 1 ), and metal vias (VM) disposed between the first and second contact structures CS 1 and CS 2 , and the metal lines ML.
  • the wiring line 190 on the first and second contact structures may be formed by a combination of the seeding layer 182 and the contact plug 185 , like the first and second contact structures CS 1 and CS 2 .
  • the wiring line 190 may include a wiring line seeding layer 192 in at least a partial region of an upper surface of the second contact structure CS 2 (particularly, the contact plug 185 ), and a fill metal 195 on the wiring line seeding layer 192 .
  • the wiring line seeding layer 192 may be formed of a crystalline conductive material. As illustrated in FIG. 5 , the wiring line seeding layer 192 may be formed in the region of the upper surface of the contact plug 185 exposed to a via hole, as well as in an upper surface (including the surface of the via hole) of the first inter-layer insulating layer 172 . In the wiring line seeding layer 192 , as illustrated in FIG.
  • a crystalline conductive material including third grains G 3 may be deposited in a first region 192 a positioned on the contact plug 185 , and an amorphous or amorphous-like conductive material may be deposited in a second region 192 b positioned on the surface of the first inter-layer insulating layer 172 , which may be amorphous.
  • the fill metal 195 may include a crystalline metal. At least on the first region 192 a of the wiring line seeding layer 192 , the crystalline orientation of the fill metal 195 may affect the crystalline orientation in the first region 192 a at a boundary to which the third grains G 3 and fourth grains G 4 are adjacent. In addition, crystal growth of the fill metal 195 may be made even in the second region 192 b (which is adjacent to the first region 192 a ), like that in the first region 192 a .
  • the fourth grains G 4 defined by a grain boundary GB 4 may have a relatively large size, and as a result, the wiring line 190 may be implemented as a low-resistance structure.
  • the wiring line seeding layer 192 may be formed of a conductive material such as tungsten (W), titanium nitride (TiN), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tungsten carbonitride (WCN), or tungsten nitride (WN).
  • a conductive material such as tungsten (W), titanium nitride (TiN), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tungsten carbonitride (WCN), or tungsten nitride (WN).
  • the fill metal 195 may include metals such as molybdenum (Mo), ruthenium (Ru), tungsten (W), cobalt (Co), and copper (Cu).
  • conditions of crystal structures and lattice constants of the wiring line seeding layer 192 and the fill metal 195 may be selected so that crystal lattices of the third grains G 3 of the wiring line seeding layer 192 and the adjacent fourth grains G 4 are substantially matched to each other.
  • the crystal structures of the two materials may be the same as each other, and a difference between the lattice constants of the two materials may be less than 1%.
  • one of the wiring line seeding layer 192 and the fill metal 195 may include tungsten (W) and the other one of the wiring line seeding layer 192 and the fill metal 195 may include molybdenum (Mo).
  • FIGS. 6 A through 6 D are cross-sectional views illustrating main processes of a method for manufacturing a semiconductor package according to an example embodiment.
  • FIGS. 6 A through 6 D A process of forming the first contact structure in the semiconductor device 100 described above will be described in detail with reference to FIGS. 6 A through 6 D .
  • the cross-sectional views show enlarged views of the part “A 1 ” of FIG. 2 A as illustrated in FIG. 3 .
  • FIGS. 1 through 5 A process of forming the first contact structure in the semiconductor device 100 described above will be described in detail with reference to FIGS. 6 A through 6 D .
  • the cross-sectional views show enlarged views of the part “A 1 ” of FIG. 2 A as illustrated in FIG. 3 .
  • FIGS. 1 through 5 A process of forming the first contact structure in the semiconductor device 100 described above will be described in detail with reference to FIGS. 6 A through 6 D .
  • the cross-sectional views show enlarged views of the part “A 1 ” of FIG. 2 A as illustrated in FIG. 3 .
  • FIGS. 1 through 5 A description of the same or similar components of the example embodiment illustrated in FIGS. 1 through 5
  • the first contact hole CH 1 connected to the source/drain region 110 may be formed, and the metal silicide film 120 may be formed on a surface of the source/drain region 110 exposed to the first contact hole CH 1 .
  • the first contact hole CH 1 defining the first contact structure may be formed by sequentially etching the inter-gate insulating film 161 and the capping insulating film 162 by using an etching mask.
  • a partial region of the source/drain region 110 may be exposed to the first contact hole CH 1 .
  • the exposed partial region of the source/drain region 110 may be recessed to a predetermined depth in the process of forming the first contact hole CH 1 .
  • a second contact hole CH 2 defining the second contact structure may also be formed.
  • the metal silicide film 120 may be formed on the exposed region of the source/drain region 110 by forming a metal layer on the recessed region of the source/drain that is exposed to the first contact hole CH 1 and performing annealing.
  • the seeding layer 182 may be deposited on the metal silicide film 120 .
  • the seeding layer 182 may include a crystalline metal such as a monocrystalline metal or a polycrystalline metal.
  • the seeding layer 182 may be formed by linear deposition such as PVD to secure a sufficient crystallinity. With such a linear deposition, the seeding layer 182 may be formed not only on a desired portion of the metal silicide film 120 positioned on the bottom of the first contact hole CH 1 , but also on an upper surface of the insulating portion 160 .
  • a seed material layer 182 T positioned on the insulating portion 160 may be removed in subsequent processing.
  • the seeding layer 182 may have, but is not limited to, a thickness of 5 nm or less, or a thickness of 3 nm or less.
  • a material used to form the seeding layer 182 may be selected in consideration of a condition for lattice matching with the contact plug 185 ( FIG. 6 D ) to be formed in subsequent processing.
  • the seeding layer 182 may include tungsten (W) or molybdenum (Mo).
  • the material used to form the seeding layer 182 may include a conductive material such as a crystalline metal compound suitable for the above-described condition for lattice matching with the metal of the contact plug 185 .
  • the seeding layer 182 may include a conductive material such as tungsten (W), titanium nitride (TiN), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tungsten carbonitride (WCN), or tungsten nitride (WN).
  • a conductive material such as tungsten (W), titanium nitride (TiN), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tungsten carbonitride (WCN), or tungsten nitride (WN).
  • the contact plug 185 may be formed to fill the first contact hole CH 1 by using the seeding layer 182 .
  • a metal material layer 185 ′ for the contact plug may be formed to cover the upper surface of the insulating portion 160 while filling the first contact hole CH 1 .
  • the metal material layer 185 ′ may be formed of a metal such as molybdenum (Mo), ruthenium (Ru), tungsten (W), cobalt (Co), or copper (Cu).
  • the metal material layer 185 ′ for the contact plug may be grown to have specific orientation according to crystalline orientation of the seeding layer 182 , and may have a relatively large grain size.
  • the metal material layer 185 ′ may include a crystalline metal that is suitable for lattice matching with the seeding layer 182 .
  • Crystal structures of the two materials may be the same as each other, and a difference between lattice constants of the two materials may be less than 1%.
  • the metal material layer 185 ′ may include molybdenum (Mo) or tungsten (W).
  • the seeding layer 182 may include tungsten (W) and the metal material layer 185 ′ may include molybdenum (Mo).
  • the metal material layer 185 ′ may be provided in the first contact hole CH 1 without a barrier film. By omitting a barrier film having a relatively large resistance, a contact resistance between the contact plug 185 and the metal silicide film 120 may decrease, and the size of the first contact structure CS 1 may decrease.
  • the metal material layer 185 ′ for the contact plug may be in direct contact with the insulating portion 160 at inner side walls of the first contact hole CH 1 .
  • a contact plug material 185 T and the seed material layer 182 T positioned on the insulating portion 160 may be removed by polishing.
  • planarization processing such as chemical-mechanical polishing (CMP) may be performed to expose an upper surface of the capping insulating film 162 .
  • CMP chemical-mechanical polishing
  • a portion of the metal material layer 185 ′ ( FIG. 6 C ) that is positioned on the capping insulating film 162 may be removed, and only a portion of the metal material layer 185 ′ that fills the first contact hole CH 1 may remain and be provided as the contact plug 185 .
  • the contact plug 185 may have an upper surface that is substantially coplanar with the upper surface of the insulating portion 160 .
  • a BEOL process may be used to forming the wiring line 190 connected to the first contact structure CS 1 , together with the first and second inter-layer insulating layers 172 and 173 in subsequent processing.
  • the second contact structure CS 2 may be formed by processing like that for the first contact structure CS 1 .
  • the contact structures may be modified in various forms.
  • a region in which the seeding layer is formed may vary depending on deposition, and in a stack of the contact structure, a combination of a seeding layer and a contact metal may vary.
  • FIGS. 7 and 8 are cross-sectional views of contact structures that may be adopted for the semiconductor device according to various example embodiments.
  • the cross-sectional views show enlarged views of the part “A 1 ” of FIG. 2 A as illustrated in FIG. 3 .
  • a first contact structure CS 1 ′ illustrated in FIG. 7 is like the first contact structure CS 1 illustrated in FIG. 3 , except that the first contact structure CS 1 ′ includes a seeding layer 182 ′ extending to a part of the inner side wall of the first contact hole CH 1 .
  • components of the present example embodiment may be understood with reference to a description of the same or similar components of the example embodiment illustrated in FIGS. 1 through 4 (particularly, FIG. 3 ), unless clearly indicated otherwise.
  • the seeding layer 182 ′ is formed on the bottom of the first contact hole CH 1 , and also has a portion 182 E extending on the inner side wall of the first contact hole CH 1 .
  • the extending portion 182 E of the seeding layer 182 ′ may include a crystalline portion grown from the metal silicide film 120 , which may be crystalline.
  • the contact plug 185 may be grown from the surface of the seeding layer 182 ′ and may have crystalline orientation according to crystalline orientation of the seeding layer 182 ′. Two materials may be substantially lattice-matched to each other at an interface between the contact plug 185 and the seeding layer 182 ′, and as a result, the contact plug 185 may have a relatively large grain size.
  • the first contact structure CS 1 ′ having a small size has a relatively small cross-sectional area. Therefore, even in a case where the contact plug 185 includes a polycrystalline metal, there is a possibility that a grain boundary is not observed in some selected cross sections.
  • the size of the first contact structure CS 1 ′ may be defined as a bottom width W and a height H.
  • the bottom width W of the first contact structure CS 1 ′ may be, but is not limited to, 20 nm or less, or 15 nm or less.
  • an aspect ratio of the height H to the bottom width W of the first contact structure CS 1 ′ may be 3:1 or greater.
  • a first contact structure CS 1 ′′ illustrated in FIG. 8 is like the first contact structure CS 1 illustrated in FIG. 3 , except that the first contact structure CS 1 ′′ includes a seeding layer 182 ′′ extending to the entire or almost the entire inner side wall of the first contact hole CH 1 , and an extending second portion 182 b of the seeding layer 182 ′′ is not formed of a crystalline metal.
  • components of the present example embodiment may be understood with reference to a description of the same or similar components of the example embodiment illustrated in FIGS. 1 through 4 (particularly, FIG. 3 ), unless clearly indicated otherwise.
  • the seeding layer 182 ′′ includes a first portion 182 a positioned on the bottom of the first contact hole CH 1 , and the second portion 182 b extending on the inner side wall of the first contact hole CH 1 .
  • the second portion 182 b of the seeding layer 182 ′′ may be disposed along almost the entire inner side wall of the first contact hole CH 1 .
  • the first portion 182 a may include a crystalline (monocrystalline or polycrystalline) portion grown from the metal silicide film 120
  • the second portion 182 b may be amorphous or amorphous-like from the insulating portion 160 serving as the inner wall surface.
  • the contact plug 185 may be grown from the surface of the first portion 182 a of the seeding layer 182 ′′ and may have crystalline orientation according to crystalline orientation of the first portion 182 a .
  • Two materials may be substantially lattice-matched to each other at an interface between the contact plug 185 and the first portion 182 a of the seeding layer 182 ′′, and as a result, the contact plug 185 may have a relatively large grain size, thereby providing a low-resistance contact structure.
  • FIG. 9 is a cross-sectional view illustrating a contact structure that may be adopted for the semiconductor device according to an example embodiment.
  • the cross-sectional view shows an enlarged view of the part “A 2 ” of FIG. 2 B as illustrated in FIG. 5 .
  • a stack of a second contact structure CS 2 ′ and the metal via VM illustrated in FIG. 9 is like the stack of the second contact structure CS 2 and the metal via VM illustrated in FIG. 5 , except for positions where a first seeding layer 182 ′ and a second seeding layer 192 are formed.
  • components of the present example embodiment may be understood with reference to a description of the same or similar components of the example embodiment illustrated in FIGS. 1 , 2 A through 2 C, and 5 (particularly, FIG. 5 ), unless clearly indicated otherwise.
  • the seeding layer 182 ′ includes a first portion 182 a ′ positioned on the bottom of the second contact hole CH 2 , and a second portion 182 b ′ extending on an inner side wall of the second contact hole CH 2 .
  • the second portion 182 b ′ of the seeding layer 182 ′ may be disposed along a part of the side wall of the second contact hole CH 2 and may be amorphous or amorphous-like, unlike the example embodiment described above.
  • the first portion 182 a ′ may include a crystalline (monocrystalline or polycrystalline) portion grown from the metal silicide film 120 , and the contact plug 185 may be grown from the surface of the first portion 182 a ′ of the seeding layer 182 ′, and has crystalline orientation according to crystalline orientation of the first portion 182 a ′. Crystal lattices of two materials may be substantially matched to each other at an interface between the contact plug 185 and the first portion 182 a of the seeding layer 182 ′.
  • a wiring line 190 ′ may include a wiring line seeding layer 192 ′ in a partial region of the upper surface of the contact plug 185 , and the fill metal 195 on the wiring line seeding layer 192 ′.
  • the wiring line seeding layer 192 ′ may include a crystalline conductive material
  • the fill metal 195 may be grown from the surface of the wiring line seeding layer 192 ′ and has crystalline orientation according to crystalline orientation of the seeding layer 192 ′.
  • Two materials may be substantially lattice-matched to each other at an interface between the contact plug 185 and the seeding layer 192 ′.
  • the contact plug 185 and the fill metal 195 may have a relatively large grain size, thereby providing a low-resistance contact structure and wiring structure, respectively.
  • the above-described wiring lines 190 and 190 ′ may also be applied to another type of semiconductor device.
  • the fin-type transistor (FinFET) including the fin-type channel region as illustrated in FIGS. 2 A through 2 C has been described as the semiconductor device according to an example embodiment, but the semiconductor device is not limited thereto.
  • the semiconductor device according to some example embodiments may include a tunneling field-effect transistor (FET), a transistor including a nanowire, a transistor including a nanosheet (that is, multi-bridge channel FET (MBCFET) (registered trademark)), or various three-dimensional (3D) transistors.
  • FET tunneling field-effect transistor
  • MBCFET multi-bridge channel FET
  • 3D three-dimensional
  • FIG. 10 is a cross-sectional view illustrating a transistor including a nanosheet (an N-MOSFET) as a semiconductor device according to an example embodiment.
  • a semiconductor device 100 A is like the semiconductor device illustrated in FIGS. 1 through 5 , except that a structure corresponding to the fin-type active region 105 of the example embodiment described above is a multi-channel structure using a nanosheet. Further, components of the present example embodiment may be understood with reference to a description of the same or similar components of the example embodiment illustrated in FIGS. 1 through 5 , unless clearly indicated otherwise.
  • the semiconductor device 100 A may include a plurality of channel layers CL that are on an active region AR so as to be spaced apart from each other in the third direction (the Z direction of FIG. 1 ) perpendicular to an upper surface of a substrate 101 and are each formed in a nanosheet structure, and gate electrodes 145 surrounding the plurality of channel layers CL and extending in the second direction (the Y direction of FIG. 1 ) intersecting the third direction (the Z direction of FIG. 1 ).
  • the gate electrodes 145 may be interposed between gate spacers 141 , and between the plurality of channel layers CL.
  • the semiconductor device 100 A may include source/drain regions 110 in portions of the active region AR that are positioned on opposite sides of the gate electrode 145 , the source/drain regions 110 being connected to the plurality of channel layers CL.
  • the source/drain regions 110 may be in fin-type active regions 105 positioned on opposite sides of the gate electrode 145 , and may be connected to opposite sides of the plurality of channel layers CL in the first direction (for example, the X direction), respectively.
  • the channel layers CL may include semiconductor patterns.
  • the semiconductor patterns may be formed of at least one of silicon (Si), silicon germanium (SiGe), or germanium (Ge).
  • the source/drain region 110 may include a re-grown epitaxial region formed by using the plurality of channel layers CL and the active region AR as seeds.
  • the source/drain region 110 may be formed of silicon (Si), and may be doped with an N-type impurity (for example, phosphorus (P), nitrogen (N), arsenic (As), or antimony (Sb)).
  • an N-type impurity for example, phosphorus (P), nitrogen (N), arsenic (As), or antimony (Sb)
  • the semiconductor device 100 A may include internal spacers IS disposed between the respective source/drain regions 110 and the gate electrodes 145 .
  • the internal spacers IS may be provided on one sides of the gate electrodes 145 .
  • the internal spacers IS and the channel layers CL may be alternatively arranged along the third direction.
  • Each of the source/drain regions 110 may be in contact with the channel layers CL, and may be spaced apart from the gate electrodes 145 while having the internal spacers IS interposed therebetween.
  • a gate insulating layer 142 may be interposed between the gate electrode 145 and each channel layer CL, and may extend between the gate electrode 145 and each internal spacer IS.
  • the source/drain region 110 may include three re-grown epitaxial regions that are combined, and a recessed region 110 R may be formed in an upper surface of the source/drain region 110 connected to a contact hole.
  • a metal silicide film 120 is on along the surface of the recessed region 110 R of the source/drain region 110 .
  • a first contact structure CS 1 may include a seeding layer 182 on the metal silicide film 120 and a contact plug 185 on the seeding layer 182 .
  • Each of the seeding layer 182 and the contact plug 185 may include a polycrystalline metal.
  • the seeding layer 182 and the contact plug 185 may include a first crystalline metal and a second crystalline metal, respectively.
  • the crystalline orientation of the second crystalline metal depends on the crystalline orientation of the first crystalline metal, which is the seeding layer 182 , and the second crystalline metal may be deposited on the first crystalline metal like the epitaxial growth.
  • the second crystalline metal may be substantially lattice-matched to a crystal lattice of the first crystalline metal at an interface between the seeding layer 182 and the contact plug 185 .
  • the first and second crystalline metals may have the same crystal structure (for example, a body centered cubic (BCC) structure). Further, lattice constants of the first and second crystalline metals may be substantially the same as each other or a difference between the lattice constants of the first and second crystalline metals may be significantly small. For example, the difference between the lattice constants ⁇ 1 and ⁇ 2 of the first and second crystalline metals may be less than 1%.
  • one of the seeding layer 182 and the contact plug 185 may include tungsten (W) and the other one of the seeding layer 182 and the contact plug 185 may include molybdenum (Mo).
  • grains of the contact plug 185 may have an increased size according to a grain size of the seeding layer 182 . As the grain size increases, the contact plug 185 having a low resistance may be provided.
  • a second contact structure connected to the gate electrode 145 may be implemented as a low-resistance contact structure, like the first contact structure CS 1 .
  • a wiring line 190 on the first contact structure CS 1 may include a wiring line seeding layer 192 and a fill metal 195 on the wiring line seeding layer 192 .
  • crystal lattices of grains of the wiring line seeding layer 192 and adjacent grains of the fill metal 195 may be substantially matched to each other to thereby implement the wiring line 190 having a low resistance.
  • FIG. 11 is a cross-sectional view illustrating a transistor including a nanosheet (a P-MOSFET) as a semiconductor device according to an example embodiment.
  • the semiconductor device 100 B has a multi-channel structure using a nanosheet like the example embodiment illustrated in FIG. 10 , and is implemented by a P-MOSFET. Similar to the example embodiment described above, it may be understood that the semiconductor device 100 B according to the present example embodiment is like the semiconductor devices illustrated in FIGS. 1 through 5 and FIG. 10 . Further, components of the present example embodiment may be understood with reference to a description of the same or similar components of the example embodiments illustrated in FIGS. 1 through 5 and FIG. 10 , unless clearly indicated otherwise.
  • the semiconductor device 100 B may include a plurality of channel layers CL that are on an active region AR so as to be spaced apart from each other in the third direction (the Z direction of FIG. 1 ) perpendicular to an upper surface of a substrate 101 and are each formed in a nanosheet structure, and gate electrodes 145 surrounding the plurality of channel layers CL and extending in the second direction (the Y direction of FIG. 1 ) intersecting the first direction (the Z direction of FIG. 1 ), like the example embodiment described above ( FIG. 10 ). Further, the gate electrode 145 may be interposed between gate spacers 141 , and between the plurality of channel layers CL.
  • the semiconductor device 100 B may include source/drain regions 110 ′ in portions of the active region AR that are positioned on opposite sides of the gate electrode 145 , the source/drain regions 110 ′ being connected to the plurality of channel layers CL.
  • the source/drain regions 110 ′ may be in fin-type active regions 105 positioned on opposite sides of the gate electrode 145 , and may be connected to opposite sides of the plurality of channel layers CL in the first direction (for example, the X direction), respectively.
  • the source/drain region 110 ′ may include an epitaxial layer formed by using the plurality of channel layers CL and the active region AR as seeds. Unlike the example embodiment described above ( FIG.
  • the source/drain region 110 ′ may be formed of silicon-germanium (SiGe), and may be doped with a P-type impurity (for example, boron (B), indium (In), gallium (Ga), boron trifluoride (BF 3 )).
  • a P-type impurity for example, boron (B), indium (In), gallium (Ga), boron trifluoride (BF 3 )).
  • the source/drain region 110 ′ and the gate electrode 145 may be in direct contact with each other without the internal spacers IS.
  • the source/drain region 110 ′ may include three re-grown epitaxial regions (a cross section in the Y direction may have a pentagonal shape) that are combined, and a metal silicide film 120 ′ may be formed along an indented crystal face of the source/drain region 110 ′.
  • a first contact structure CS 1 ′ may include a seeding layer 182 ′ on the metal silicide film 120 ′, and a contact plug 185 on the seeding layer 182 ′.
  • Each of the seeding layer 182 ′ and the contact plug 185 may include a polycrystalline metal.
  • the seeding layer 182 ′ and the contact plug 185 may include a first crystalline metal and a second crystalline metal, respectively.
  • Crystalline orientation of the second crystalline metal depends on crystalline orientation of the first crystalline metal, which is the seeding layer 182 ′, and the second crystalline metal may be deposited on the first crystalline metal like the epitaxial growth.
  • a crystal lattice of the second crystalline metal that is adjacent to an interface between the seeding layer 182 ′ and the contact plug 185 may be matched to a crystal lattice of the first crystalline metal.
  • grains of the contact plug 185 may have an increased size according to a grain size of the seeding layer 182 ′. As the grain size increases, the contact plug 185 having a low resistance may be provided.
  • a second contact structure connected to the gate electrode 145 may be implemented in a similar manner.
  • a wiring line 190 on the first contact structure CS 1 may include a wiring line seeding layer 192 and a fill metal 195 on the wiring line seeding layer 192 .
  • crystal lattices of grains of the wiring line seeding layer 192 and adjacent grains of the fill metal 195 may be substantially matched to each other to implement the wiring line 190 having a low resistance.
  • FIG. 12 is a cross-sectional view illustrating a semiconductor device according to an example embodiment.
  • a semiconductor device 200 illustrated in FIG. 12 may include a substrate 211 having a contact region, a first inter-layer insulating layer 212 on the substrate 211 and having a first contact hole VH 1 connected to a contact region CA, and a contact structure 230 on the contact region in the first contact hole VH 1 .
  • the contact structure 230 may include a first seeding layer 232 formed of a first crystalline metal, and a first contact metal 235 on the first seeding layer 232 , filling the first contact hole VH 1 , and formed of the second crystalline metal.
  • the second crystalline metal may be substantially lattice-matched to the first crystalline metal at an interface between the first crystalline metal and the second crystalline metal.
  • a case where a partial region of a conductive line 220 is provided as the contact region CA is illustrated.
  • the contact region CA may be an active region like the source/drain region, or a metal silicide film, like the example embodiment described above.
  • the semiconductor device 200 includes an etch stop film 215 on the first inter-layer insulating layer 212 , a second inter-layer insulating layer 213 on the etch stop film 215 and having a second contact hole VH 2 connected to the contact structure 230 , and a wiring line 250 in the second inter-layer insulating layer 213 and having a metal via VM connected to the contact structure 230 through the second contact hole VH 2 .
  • the wiring line 250 may include a second seeding layer 252 formed of a third crystalline metal, and a second contact metal 255 on the second seeding layer 252 , filling the second contact hole VH 2 , and formed of a fourth crystalline metal.
  • the fourth crystalline metal may be substantially lattice-matched to the third crystalline metal at an interface between the third crystalline metal and the fourth crystalline metal.
  • the third and fourth crystalline metals may have the same crystal structure suitable for lattice matching, and a difference between lattice constants of the third and fourth crystalline metals may be less than 1%.
  • the second and fourth crystalline metals may have relatively larger grain sizes (for example, 7 nm or more) as compared with those of the first and third crystalline metals, and thus electric resistances of the contact structure 230 and the wiring line 250 may decrease.
  • the first crystalline metal may be the same as the third crystalline metal, and the second crystalline metal may be the same as the fourth crystalline metal.
  • the first and third crystalline metals may be tungsten (W), and the second and fourth crystalline metals may be molybdenum (Mo).
  • embodiments may provide a semiconductor device having an excellent reliability.
  • the seeding layer may be formed in each of regions positioned on the bottoms of the first and second contact structures to improve bonding strength of the contact plug.
  • the contact plug may be effectively prevented from falling off during chemical-mechanical polishing (CMP).
  • CMP chemical-mechanical polishing
  • the contact plug is formed to have a crystal lattice matched to a crystal lattice of the seeding layer, such that a grain size of the contact plug may increase, thereby greatly decreasing a contact resistance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
US17/321,960 2020-09-01 2021-05-17 Semiconductor device Active 2041-06-17 US11631769B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020200111054A KR20220030456A (ko) 2020-09-01 2020-09-01 반도체 장치
KR10-2020-0111054 2020-09-01

Publications (2)

Publication Number Publication Date
US20220069129A1 US20220069129A1 (en) 2022-03-03
US11631769B2 true US11631769B2 (en) 2023-04-18

Family

ID=80221756

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/321,960 Active 2041-06-17 US11631769B2 (en) 2020-09-01 2021-05-17 Semiconductor device

Country Status (5)

Country Link
US (1) US11631769B2 (de)
KR (1) KR20220030456A (de)
CN (1) CN114121948A (de)
DE (1) DE102021121297A1 (de)
TW (1) TW202230685A (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220030455A (ko) * 2020-09-01 2022-03-11 삼성전자주식회사 반도체 장치
KR20220030456A (ko) * 2020-09-01 2022-03-11 삼성전자주식회사 반도체 장치

Citations (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940022708A (ko) 1993-03-02 1994-10-21 김광호 고집적 반도체 장치의 저저항 접촉구조 및 그의 형성방법
US20030057527A1 (en) * 2001-09-26 2003-03-27 Applied Materials, Inc. Integration of barrier layer and seed layer
US6579794B1 (en) * 1998-10-28 2003-06-17 Samsung Electronics Co., Ltd. Tungsten layer formation method for semiconductor device and semiconductor device using the same
US7166502B1 (en) * 1999-11-10 2007-01-23 Lg. Philips Lcd Co., Ltd. Method of manufacturing a thin film transistor
US20070117372A1 (en) * 2005-11-18 2007-05-24 Yu-Hao Hsu Fabricating method of an interconnect structure
US20080251851A1 (en) * 2007-04-12 2008-10-16 Advanced Micro Devices, Inc. Strain enhanced semiconductor devices and methods for their fabrication
US20090032844A1 (en) * 2007-07-31 2009-02-05 Fujitsu Limited Semiconductor device and method of manufacturing the same
US20090236627A1 (en) * 2008-03-19 2009-09-24 Jang-Sub Kim Method of forming metal wiring
US8211797B2 (en) * 2007-11-05 2012-07-03 Samsung Electronics Co., Ltd. Metal wiring layer and method of fabricating the same
US20120199887A1 (en) * 2011-02-03 2012-08-09 Lana Chan Methods of controlling tungsten film properties
US20140011358A1 (en) * 2012-06-29 2014-01-09 Novellus Systems, Inc. Methods of forming tensile tungsten films and compressive tungsten films
US8778797B2 (en) * 2010-09-27 2014-07-15 Novellus Systems, Inc. Systems and methods for selective tungsten deposition in vias
US9082791B2 (en) * 2012-09-11 2015-07-14 Lg Display Co., Ltd. Method of forming low-resistance wire and method of manufacturing thin film transistor using the same
US20160190325A1 (en) * 2014-12-29 2016-06-30 Stmicroelectronics, Inc. High-reliability, low-resistance contacts for nanoscale transistors
US20160300765A1 (en) * 2015-04-09 2016-10-13 United Microelectronics Corp. Method for manufacturing semiconductor device
US20170040214A1 (en) * 2015-08-07 2017-02-09 Lam Research Corporation Atomic layer etching of tungsten for enhanced tungsten deposition fill
US20180096934A1 (en) * 2016-10-05 2018-04-05 Samsung Electronics Co., Ltd. Semiconductor devices and methods of manufacturing semiconductor devices
US20180130707A1 (en) * 2015-06-18 2018-05-10 Intel Corporation Bottom-up fill (buf) of metal features for semiconductor structures
US20180286957A1 (en) * 2017-04-03 2018-10-04 Samsung Electronics Co., Ltd. Semiconductor device
US10256342B2 (en) * 2014-09-17 2019-04-09 Samsung Electronic Co., Ltd. Methods of manufacturing fin field effect transistors (FinFETs) comprising reduced gate thicknesses overlying deep trenches
US20190131421A1 (en) * 2017-10-30 2019-05-02 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device structure with salicide layer and method for forming the same
US20190148226A1 (en) * 2017-11-16 2019-05-16 Samsung Electronics Co., Ltd. Integrated circuit devices and method of manufacturing the same
US20190157405A1 (en) * 2017-11-17 2019-05-23 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure with barrier layer and method for forming the same
US20190164885A1 (en) * 2017-11-29 2019-05-30 International Business Machines Corporation Beol integration with advanced interconnects
US20190164827A1 (en) * 2017-11-28 2019-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. Physical Vapor Deposition Process for Semiconductor Interconnection Structures
US10340219B2 (en) * 2017-06-08 2019-07-02 Samsung Electronics Co., Ltd. Semiconductor device having a metal via
CN110010470A (zh) * 2017-11-30 2019-07-12 台湾积体电路制造股份有限公司 半导体器件及其形成方法
US20190333808A1 (en) * 2018-04-30 2019-10-31 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Device and Method
US20200035787A1 (en) * 2018-07-30 2020-01-30 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and fabrication thereof
US20200343350A1 (en) * 2017-09-01 2020-10-29 Samsung Electronics Co., Ltd. Semiconductor devices including recessed source/drain silicides and methods of forming the same
US20200395251A1 (en) * 2019-06-13 2020-12-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming a semiconductor device structure having an electrical connection structure
US20210035861A1 (en) * 2019-07-31 2021-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier-Free Approach For Forming Contact Plugs
US20210057533A1 (en) * 2019-08-23 2021-02-25 Samsung Electronics Co., Ltd. Semiconductor device
US20210098583A1 (en) * 2019-10-01 2021-04-01 Taiwan Semiconductor Manufacturing Company, Ltd. Source/Drain Contacts for Semiconductor Devices and Methods of Forming
US20210098295A1 (en) * 2019-10-01 2021-04-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method and Structure for Barrier-Less Plug
US20210175334A1 (en) * 2018-04-27 2021-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and semiconductor device manufacturing method
US20210217861A1 (en) * 2020-01-10 2021-07-15 Samsung Electronics Co., Ltd. Semiconductor devices and methods of fabricating the same
US20210226018A1 (en) * 2020-01-17 2021-07-22 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device having contact feature and method of fabricating the same
US20210273102A1 (en) * 2020-02-27 2021-09-02 Taiwan Semiconductor Manufacturing Co., Ltd Semiconductor device and method of manufacture
US20210287990A1 (en) * 2020-03-16 2021-09-16 Micron Technology, Inc. Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems
US20210327877A1 (en) * 2020-04-20 2021-10-21 Samsung Electronics Co., Ltd. Semiconductor device
US20210343851A1 (en) * 2020-04-29 2021-11-04 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing a semiconductor device and a semiconductor device
US20210343713A1 (en) * 2020-04-30 2021-11-04 Taiwan Semiconductor Manufacturing Co., Ltd. Gate Isolation for Multigate Device
US20210391471A1 (en) * 2020-06-15 2021-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of fabricating the same
US20210408276A1 (en) * 2020-06-30 2021-12-30 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor Device and Method
US20220045052A1 (en) * 2020-06-15 2022-02-10 Taiwan Semiconductor Manufacturing Co., Ltd. Backside pn junction diode
US20220051991A1 (en) * 2020-08-11 2022-02-17 Micron Technology, Inc. Microelectronic devices including conductive structures, and related memory devices, electronic systems, and methods
US20220059654A1 (en) * 2020-08-19 2022-02-24 Samsung Electronics Co., Ltd. Semiconductor device
US20220068650A1 (en) * 2020-08-31 2022-03-03 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing a semiconductor device and a semiconductor device
US20220069100A1 (en) * 2020-09-01 2022-03-03 Samsung Electronics Co., Ltd. Semiconductor device
US20220069129A1 (en) * 2020-09-01 2022-03-03 Samsung Electronics Co., Ltd. Semiconductor device
US20220084879A1 (en) * 2020-09-15 2022-03-17 Taiwan Semiconductor Manufacturing Company Limited Metal adhesion layer to promote metal plug adhesion
US20220102522A1 (en) * 2020-09-25 2022-03-31 Intel Corporation Low resistance and reduced reactivity approaches for fabricating contacts and the resulting structures
US20220102510A1 (en) * 2020-09-25 2022-03-31 Intel Corporation Dual contact process with stacked metal layers
US20220157832A1 (en) * 2020-11-13 2022-05-19 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same

Patent Citations (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940022708A (ko) 1993-03-02 1994-10-21 김광호 고집적 반도체 장치의 저저항 접촉구조 및 그의 형성방법
US6579794B1 (en) * 1998-10-28 2003-06-17 Samsung Electronics Co., Ltd. Tungsten layer formation method for semiconductor device and semiconductor device using the same
US7166502B1 (en) * 1999-11-10 2007-01-23 Lg. Philips Lcd Co., Ltd. Method of manufacturing a thin film transistor
US20030057527A1 (en) * 2001-09-26 2003-03-27 Applied Materials, Inc. Integration of barrier layer and seed layer
US20070117372A1 (en) * 2005-11-18 2007-05-24 Yu-Hao Hsu Fabricating method of an interconnect structure
US20080251851A1 (en) * 2007-04-12 2008-10-16 Advanced Micro Devices, Inc. Strain enhanced semiconductor devices and methods for their fabrication
US20090032844A1 (en) * 2007-07-31 2009-02-05 Fujitsu Limited Semiconductor device and method of manufacturing the same
US8211797B2 (en) * 2007-11-05 2012-07-03 Samsung Electronics Co., Ltd. Metal wiring layer and method of fabricating the same
US20090236627A1 (en) * 2008-03-19 2009-09-24 Jang-Sub Kim Method of forming metal wiring
US8778797B2 (en) * 2010-09-27 2014-07-15 Novellus Systems, Inc. Systems and methods for selective tungsten deposition in vias
US20120199887A1 (en) * 2011-02-03 2012-08-09 Lana Chan Methods of controlling tungsten film properties
US20140011358A1 (en) * 2012-06-29 2014-01-09 Novellus Systems, Inc. Methods of forming tensile tungsten films and compressive tungsten films
US9082791B2 (en) * 2012-09-11 2015-07-14 Lg Display Co., Ltd. Method of forming low-resistance wire and method of manufacturing thin film transistor using the same
US10256342B2 (en) * 2014-09-17 2019-04-09 Samsung Electronic Co., Ltd. Methods of manufacturing fin field effect transistors (FinFETs) comprising reduced gate thicknesses overlying deep trenches
US20160190325A1 (en) * 2014-12-29 2016-06-30 Stmicroelectronics, Inc. High-reliability, low-resistance contacts for nanoscale transistors
US20160300765A1 (en) * 2015-04-09 2016-10-13 United Microelectronics Corp. Method for manufacturing semiconductor device
US20180130707A1 (en) * 2015-06-18 2018-05-10 Intel Corporation Bottom-up fill (buf) of metal features for semiconductor structures
US20170040214A1 (en) * 2015-08-07 2017-02-09 Lam Research Corporation Atomic layer etching of tungsten for enhanced tungsten deposition fill
US20180096934A1 (en) * 2016-10-05 2018-04-05 Samsung Electronics Co., Ltd. Semiconductor devices and methods of manufacturing semiconductor devices
US20190333856A1 (en) * 2016-10-05 2019-10-31 Samsung Electronics Co., Ltd. Semiconductor devices and methods of manufacturing semiconductor devices
US20180286957A1 (en) * 2017-04-03 2018-10-04 Samsung Electronics Co., Ltd. Semiconductor device
US10340219B2 (en) * 2017-06-08 2019-07-02 Samsung Electronics Co., Ltd. Semiconductor device having a metal via
US20200343350A1 (en) * 2017-09-01 2020-10-29 Samsung Electronics Co., Ltd. Semiconductor devices including recessed source/drain silicides and methods of forming the same
US20190131421A1 (en) * 2017-10-30 2019-05-02 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device structure with salicide layer and method for forming the same
US20190148226A1 (en) * 2017-11-16 2019-05-16 Samsung Electronics Co., Ltd. Integrated circuit devices and method of manufacturing the same
US10734280B2 (en) * 2017-11-16 2020-08-04 Samsung Electronics Co., Ltd. Integrated circuit devices and method of manufacturing the same
US20200235214A1 (en) * 2017-11-17 2020-07-23 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure with barrier layer and method for forming the same
US20190157405A1 (en) * 2017-11-17 2019-05-23 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure with barrier layer and method for forming the same
US20190164827A1 (en) * 2017-11-28 2019-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. Physical Vapor Deposition Process for Semiconductor Interconnection Structures
US20190164885A1 (en) * 2017-11-29 2019-05-30 International Business Machines Corporation Beol integration with advanced interconnects
CN110010470A (zh) * 2017-11-30 2019-07-12 台湾积体电路制造股份有限公司 半导体器件及其形成方法
US20210175334A1 (en) * 2018-04-27 2021-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and semiconductor device manufacturing method
US11404312B2 (en) * 2018-04-30 2022-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Contact plug with impurity variation
US20190333808A1 (en) * 2018-04-30 2019-10-31 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Device and Method
US20200035787A1 (en) * 2018-07-30 2020-01-30 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and fabrication thereof
US20200395251A1 (en) * 2019-06-13 2020-12-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming a semiconductor device structure having an electrical connection structure
US20210035861A1 (en) * 2019-07-31 2021-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier-Free Approach For Forming Contact Plugs
US20210057533A1 (en) * 2019-08-23 2021-02-25 Samsung Electronics Co., Ltd. Semiconductor device
US20210098295A1 (en) * 2019-10-01 2021-04-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method and Structure for Barrier-Less Plug
US20220108919A1 (en) * 2019-10-01 2022-04-07 Taiwan Semiconductor Manufacturing Co., Ltd. Method and structure for barrier-less plug
US11158539B2 (en) * 2019-10-01 2021-10-26 Taiwan Semiconductor Manufacturing Co., Ltd. Method and structure for barrier-less plug
US20210098583A1 (en) * 2019-10-01 2021-04-01 Taiwan Semiconductor Manufacturing Company, Ltd. Source/Drain Contacts for Semiconductor Devices and Methods of Forming
US20210217861A1 (en) * 2020-01-10 2021-07-15 Samsung Electronics Co., Ltd. Semiconductor devices and methods of fabricating the same
US20210226018A1 (en) * 2020-01-17 2021-07-22 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device having contact feature and method of fabricating the same
US20210273102A1 (en) * 2020-02-27 2021-09-02 Taiwan Semiconductor Manufacturing Co., Ltd Semiconductor device and method of manufacture
US20210287990A1 (en) * 2020-03-16 2021-09-16 Micron Technology, Inc. Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems
US11393756B2 (en) * 2020-03-16 2022-07-19 Micron Technology, Inc. Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems
US20210327877A1 (en) * 2020-04-20 2021-10-21 Samsung Electronics Co., Ltd. Semiconductor device
US20210343851A1 (en) * 2020-04-29 2021-11-04 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing a semiconductor device and a semiconductor device
US20210343713A1 (en) * 2020-04-30 2021-11-04 Taiwan Semiconductor Manufacturing Co., Ltd. Gate Isolation for Multigate Device
US20210391471A1 (en) * 2020-06-15 2021-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of fabricating the same
US20220045052A1 (en) * 2020-06-15 2022-02-10 Taiwan Semiconductor Manufacturing Co., Ltd. Backside pn junction diode
US20210408276A1 (en) * 2020-06-30 2021-12-30 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor Device and Method
US20220051991A1 (en) * 2020-08-11 2022-02-17 Micron Technology, Inc. Microelectronic devices including conductive structures, and related memory devices, electronic systems, and methods
US20220059654A1 (en) * 2020-08-19 2022-02-24 Samsung Electronics Co., Ltd. Semiconductor device
US20220068650A1 (en) * 2020-08-31 2022-03-03 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing a semiconductor device and a semiconductor device
US20220069129A1 (en) * 2020-09-01 2022-03-03 Samsung Electronics Co., Ltd. Semiconductor device
US20220069100A1 (en) * 2020-09-01 2022-03-03 Samsung Electronics Co., Ltd. Semiconductor device
US20220084879A1 (en) * 2020-09-15 2022-03-17 Taiwan Semiconductor Manufacturing Company Limited Metal adhesion layer to promote metal plug adhesion
US20220102510A1 (en) * 2020-09-25 2022-03-31 Intel Corporation Dual contact process with stacked metal layers
US20220102522A1 (en) * 2020-09-25 2022-03-31 Intel Corporation Low resistance and reduced reactivity approaches for fabricating contacts and the resulting structures
US20220157832A1 (en) * 2020-11-13 2022-05-19 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Butz et al., Grain Boundary Diffusion of Molybdenum in Tungsten, phys. stat. sol. (a) 7, K5 (1971) (Year: 1971). *
Erley et al., The Diffusion Coefficients in the System Molybdenum-Tungsten, phys. stat. sol. (a) 25, 463 (1974) (Year: 1974). *
Franssila et al., Reduction of molybdenum resistivity by a seed layer of Ti-W, Microelectronic Engineering 37/38 (1997) 373-380 (Year: 1997). *
Hao et al., Effect of grain boundary misorientation angle on diffusion behavior in molybdenum-tungsten systems, Journal of Alloys and Compounds 819 (2020) 152975 (Year: 2020). *

Also Published As

Publication number Publication date
TW202230685A (zh) 2022-08-01
KR20220030456A (ko) 2022-03-11
CN114121948A (zh) 2022-03-01
DE102021121297A1 (de) 2022-03-03
US20220069129A1 (en) 2022-03-03

Similar Documents

Publication Publication Date Title
US11848242B2 (en) Method of manufacturing a semiconductor device and a semiconductor device
US11837645B2 (en) Method of manufacturing a semiconductor device
US10748901B2 (en) Interlayer via contacts for monolithic three-dimensional semiconductor integrated circuit devices
US11984450B2 (en) Semiconductor device having spacer residue
US10043803B2 (en) Semiconductor device having gate electrodes with stacked metal layers
US11955475B2 (en) Resistor with doped regions and semiconductor devices having the same
US12062661B2 (en) Semiconductor device
EP3943443A1 (de) Halbleiternanodrahtbauelemente mit rückseitiger stromschiene und herstellungsverfahren dafür
US11631769B2 (en) Semiconductor device
US11107836B2 (en) Semiconductor device structure and method for forming the same
US20230215930A1 (en) Semiconductor device
US20230146060A1 (en) Three-dimensional semiconductor devices
US20220246528A1 (en) Semiconductor device
US20230343838A1 (en) Semiconductor device and manufacturing method thereof
US20230035916A1 (en) Semiconductor device and method for fabricating the same
US20220254884A1 (en) Semiconductor device
US20230343699A1 (en) Field effect transistor with source/drain via and method
TWI844093B (zh) 半導體裝置結構及其形成方法
US20240234530A1 (en) Field effect transistor with strained channels and method
US20240363536A1 (en) Semiconductor device
US20240072117A1 (en) Semiconductor devices and methods of manufacturing the same
US20240321992A1 (en) Integrated circuit device
US20240162311A1 (en) Semiconductor device and method of manufacturing the same
US20240170372A1 (en) Semiconductor device and method of fabricating the same
US20240282708A1 (en) Semiconductor device and method of fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, GEUNWOO;KIM, WANDON;LEE, HEONBOK;AND OTHERS;SIGNING DATES FROM 20210305 TO 20210308;REEL/FRAME:056260/0086

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: AWAITING TC RESP., ISSUE FEE NOT PAID

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCF Information on status: patent grant

Free format text: PATENTED CASE