US11424563B2 - Board-to-board connecting structure and method for manufacturing the same - Google Patents

Board-to-board connecting structure and method for manufacturing the same Download PDF

Info

Publication number
US11424563B2
US11424563B2 US17/105,567 US202017105567A US11424563B2 US 11424563 B2 US11424563 B2 US 11424563B2 US 202017105567 A US202017105567 A US 202017105567A US 11424563 B2 US11424563 B2 US 11424563B2
Authority
US
United States
Prior art keywords
dielectric layer
layer
circuit board
dielectric
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US17/105,567
Other versions
US20220140508A1 (en
Inventor
Xiao-Feng Zheng
Xiao-Peng Rong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avary Holding Shenzhen Co Ltd
Garuda Technology Co Ltd
Qing Ding Precision Electronics Huaian Co Ltd
Original Assignee
Avary Holding Shenzhen Co Ltd
Garuda Technology Co Ltd
Qing Ding Precision Electronics Huaian Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Avary Holding Shenzhen Co Ltd, Garuda Technology Co Ltd, Qing Ding Precision Electronics Huaian Co Ltd filed Critical Avary Holding Shenzhen Co Ltd
Assigned to AVARY HOLDING (SHENZHEN) CO., LIMITED., GARUDA TECHNOLOGY CO., LTD, QING DING PRECISION ELECTRONICS (HUAIAN) CO.,LTD reassignment AVARY HOLDING (SHENZHEN) CO., LIMITED. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RONG, Xiao-peng, ZHENG, Xiao-feng
Publication of US20220140508A1 publication Critical patent/US20220140508A1/en
Application granted granted Critical
Publication of US11424563B2 publication Critical patent/US11424563B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/50Fixed connections
    • H01R12/51Fixed connections for rigid printed circuits or like structures
    • H01R12/55Fixed connections for rigid printed circuits or like structures characterised by the terminals
    • H01R12/58Fixed connections for rigid printed circuits or like structures characterised by the terminals terminals for insertion into holes
    • H01R12/585Terminals having a press fit or a compliant portion and a shank passing through a hole in the printed circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/50Fixed connections
    • H01R12/51Fixed connections for rigid printed circuits or like structures
    • H01R12/52Fixed connections for rigid printed circuits or like structures connecting to other rigid printed circuits or like structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/70Coupling devices
    • H01R12/71Coupling devices for rigid printing circuits or like structures
    • H01R12/712Coupling devices for rigid printing circuits or like structures co-operating with the surface of the printed circuit or with a coupling device exclusively provided on the surface of the printed circuit
    • H01R12/716Coupling device provided on the PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/142Arrangements of planar printed circuit boards in the same plane, e.g. auxiliary printed circuit insert mounted in a main printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305Affixing by adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H05K3/323Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/368Assembling printed circuits with other printed circuits parallel to each other
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/1059Connections made by press-fit insertion
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0278Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Abstract

A method for manufacturing a board-to-board connecting structure, including providing a first circuit board, including a first dielectric layer, a second dielectric layer stacked on the first dielectric layer, and a first wiring layer sandwiched between the first dielectric layer and the second dielectric layer. A second circuit board is provided, including a third dielectric layer, a fourth dielectric layers stacked on the third dielectric layer, and a second wiring layer sandwiched between the third dielectric layer and the fourth dielectric layer. The first step and the fourth dielectric layer are bonded through a first adhesive layer. The third step and the dielectric layer are bonded through a second adhesive layer. The second step and the fourth step are bonded through the conductive layer.

Description

FIELD
The subject matter herein generally relates to circuit boards, and more particularly, to a board-to-board connecting structure and a method for manufacturing the board-to-board connecting structure.
BACKGROUND
Electronic devices, such as mobile phones, tablet computers, or personal digital assistants, may have more than one circuit board. To improve the performance of the electronic device, circuit boards with different functions may need to be connected together to form a board-to-board connecting structure.
The circuit boards may be connected together by connectors or golden fingers. However, such connecting structure may result in the board-to-board connecting structure having uneven thicknesses. Improvement in the art is desired.
BRIEF DESCRIPTION OF THE DRAWINGS
Implementations of the present technology will now be described, by way of embodiment, with reference to the attached figures.
FIG. 1 is a diagrammatic view of an embodiment of a first circuit board and a second circuit board.
FIG. 2 is a diagrammatic view showing a conductive layer, a first adhesive layer, and a second adhesive layer disposed on the first circuit board of FIG. 1.
FIG. 3 is a diagrammatic view showing the first circuit board and the second circuit board of FIG. 2 aligned with each other through a positioning fixture.
FIG. 4 is a diagrammatic view showing the first circuit board and the second circuit board of FIG. 3 pressed together.
FIG. 5 is a diagrammatic view showing a first waste area of the first circuit board and a second waste area of the second circuit board of FIG. 4 removed to obtain a board-to-board connecting structure.
FIG. 6 is a flowchart of a method for manufacturing aboard-to-board connecting structure.
DETAILED DESCRIPTION
It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and components have not been described in detail so as not to obscure the related relevant feature being described. Also, the description is not to be considered as limiting the scope of the embodiments described herein. The drawings are not necessarily to scale and the proportions of certain parts may be exaggerated to better illustrate details and features of the present disclosure.
The term “comprising,” when utilized, means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in the so-described combination, group, series, and the like.
Referring to FIG. 6, a method for manufacturing a board-to-board connecting structure is presented in accordance with an embodiment. The method is provided by way of example, as there are a variety of ways to carry out the method. The method can begin at block 11.
At block 11, referring to FIG. 1, a first circuit board 10 is provided.
The first circuit board 10 may be a printed circuit board or a flexible circuit board. The first circuit board 10 includes a first dielectric layer 101 and a plurality of second dielectric layers 102 stacked on the first dielectric layer 101. A first wiring layer 103 is sandwiched between the first dielectric layer 101 and an adjacent second dielectric layer 102 and between two adjacent second dielectric layers 102. In one embodiment, four second dielectric layer 102 and four first wiring layers 103 are included. In other embodiments, the number of the second dielectric layers 102 and the number of the first wiring layers 103 can be changed as needed. In other embodiments, the number of the second dielectric layers 102 can be changed. For example, the number of the second dielectric layers 102 may be only one.
Each of the first dielectric layer 101 and the second dielectric layer 102 can be made of a material selected from epoxy resin, polypropylene (PP), BT resin, polyphenylene oxide (PPO), polyimide (PI), polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and any combination thereof. In one embodiment, both the first dielectric layer 101 and the second dielectric layer 102 are made of a single material, such as polyimide. In other embodiments, each of the first dielectric layer 101 and the second dielectric layer 102 may be made of two or more materials as needed.
Along a stacking direction from the first dielectric layer 101 to the second dielectric layers 102, the first dielectric layer 101 protrudes with respect to the next first wiring layer 103 to form a first step 11. Each first wiring layer 103 protrudes with respect to the next second dielectric layer 102 to form a second step 12. Each first wiring layers 103 includes a first connection pad 13 corresponding to the second step 12. An end surface of the first connection pad 13 is aligned with an end surface of the previous second dielectric layer 102 at the second step 12.
In one embodiment, the first circuit board 10 includes a first waste area 14 away from the first step 11 and the second step 12. The first waste area 14 includes a portion of the first dielectric layer 101, a portion of each second dielectric layer 102, and a portion of each first wiring layer 103.
The first circuit board 10 further includes a plurality of first pins 15 along the stacking direction from the first dielectric layer 101 to the second dielectric layers 102. The first pin 15 can pass through the first waste area 14. In other embodiments, the first pin 15 may pass through another area of the first circuit board 10 besides the first waste area 14.
At block 12, a second circuit board 20 is provided.
The second circuit board 20 may be a printed circuit board or a flexible circuit board. The second circuit board 20 includes a third dielectric layer 201 and a plurality of fourth dielectric layers 202 stacked on the third dielectric layer 201. A second wiring layer 203 is sandwiched between the third dielectric layer 201 and an adjacent fourth dielectric layer 202 and between two adjacent fourth dielectric layers 202. In one embodiment, four fourth dielectric layer 202 and four second wiring layers 203 are included. In other embodiments, the number of the fourth dielectric layer 202 can be changed. For example, the number of the fourth dielectric layer 202 may be only one.
In one embodiment, the third dielectric layer 201 and the fourth dielectric layer 202 may be made of a material the same as or different from that of the first dielectric layer 101. Each of the third dielectric layer 201 and the fourth dielectric layer 202 may be made of one or at least two materials as needed.
Along a stacking direction of the third dielectric layer 201 to the fourth dielectric layers 202, the third dielectric layer 201 protrudes with respect to the next second wiring layer 203 to form a third step 21. Each second wiring layer 203 protrudes with respect to the next fourth dielectric layer to form a fourth step 22. Each second wiring layer 203 includes a second connection pad 23 corresponding to the fourth step 22. An end surface of the second connection pad 23 is aligned with an end surface of the previous fourth dielectric layer 202 at the fourth step 22.
In one embodiment, the second circuit board 20 includes a second waste area 24 away from the third step 21 and the fourth step 22. The second waste area 24 includes a portion of the third dielectric layer 201, a portion of each fourth dielectric layer 202, and a portion of each second wiring layer 203.
The second circuit board 20 further includes a plurality of second pins 25 along the stacking direction of the third dielectric layer 201 to the fourth dielectric layer 202. The second pin 25 can pass through the second waste area 24. In other embodiments, the second pin 25 may pass through another area of the second circuit board 20 besides the second waste area 24.
At block 13, referring to FIG. 2, a conductive layer 30, a first adhesive layer 40, and a second adhesive layer 41 are provided. The conductive layer 30 is disposed on the second step 12 or the fourth step 22. The first adhesive layer 40 is disposed on the first step 11 and the outermost fourth dielectric layer 202. The second adhesive layer 41 is disposed on the third step 21 and the outermost second dielectric layer 102.
The conductive layer 30 may be made of a conductive paste or a conductive glue. For example, the conductive paste may be made of a solder paste.
At block 14, referring to FIG. 3, a positioning fixture 50 is provided. The positioning fixture 50 includes a base 501, and a first positioning post 502 and a second positioning post 503 mounted on a top surface of the base 501.
At block 15, the first positioning post 502 is inserted through the first pin 15, and the second positioning post 503 is inserted through the second pin 25, causing the first circuit board 10 and the second circuit board 20 to be aligned with each other. Then, the first circuit board 10 and the second circuit board 20 are pressed towards the base 501 to be connected together. Referring to FIG. 4, the first step 11 and the outermost fourth dielectric layer 202 are bonded through the first adhesive layer 40. The third step 21 and the outer second dielectric layer 102 are bonded through the second adhesive layer 41. The second step 12 and the fourth step 22 are bonded through the conductive layer 30. Thus, the first connection pad 13 and the second connection pad 23 are electrically connected to each other through the conductive layer 30, thereby achieving electrical connection between the first circuit board 10 and the second circuit board 20.
Referring to FIG. 4, the top surface of the base 501 may be flat or have a concave and convex shape. The shape of the top surface can be changed according to flatness degree of the board-to-board connecting structure 100 (shown in FIG. 5) after the first circuit board 10 and the second circuit board 20 are pressed together.
Since the first adhesive layer 40 is bonded between the first dielectric layer 101 and the outermost fourth dielectric layer 202, the flatness of the first dielectric layer 101 can be improved (if the first adhesive layer 40 is omitted, the first dielectric layer 101 may be collapsed and attached onto the outermost fourth dielectric layer 202). Since the second adhesive layer 41 is bonded between the third dielectric layer 201 and the outermost second dielectric layer 102, the flatness of the third dielectric layer 201 can be improved (if the second adhesive layer 41 is omitted, the third dielectric layer 201 may be collapsed and attached onto the outermost second dielectric layer 102). Thus, the thickness evenness of the board-to-board structure 100 can be improved. Then, the board-to-board structure 100 can be easily bent.
In other embodiments, the first circuit board 10 and the second circuit board 20 can also be aligned with each other by optical alignment marks.
At block 16, referring to FIG. 5, the positioning fixture 50 is separated from the first waste area 14 and the second waste area 24. Then, the first waste area 14 and the second waste area 24 are removed, thereby obtaining the board-to-board connecting structure 100.
FIG. 5 illustrates an embodiment of a board-to-board connecting structure 100. The board-to-board connecting structure 100 includes a first circuit board 10, a second circuit board 20, a conductive layer 30, and a first adhesive layer 40, and a second adhesive layer 41.
The first circuit board 10 includes a first dielectric layer 101 and a plurality of second dielectric layers 102 stacked on the first dielectric layer 101. A first wiring layer 103 is sandwiched between the first dielectric layer 101 and an adjacent second dielectric layer 102 and between two adjacent second dielectric layers 102.
Along a stacking direction from the first dielectric layer 101 to the second dielectric layers 102, the first dielectric layer 101 protrudes with respect to the next first wiring layer 103 to form a first step 11. Each first wiring layer 103 protrudes with respect to the next second dielectric layer 102 to form a second step 12. Each first wiring layers 103 includes a first connection pad 13 corresponding to the second step 12. An end surface of the first connection pad 13 is aligned with an end surface of the previous second dielectric layer 102 at the second step 12.
The second circuit board 20 includes a third dielectric layer 201 and a plurality of fourth dielectric layers 202 stacked on the third dielectric layer 201. A second wiring layer 203 is sandwiched between the third dielectric layer 201 and an adjacent fourth dielectric layer 202 and between two adjacent fourth dielectric layers 202.
Along a stacking direction of the third dielectric layer 201 to the fourth dielectric layers 202, the third dielectric layer 201 protrudes with respect to the next second wiring layer 203 to form a third step 21. Each second wiring layer 203 protrudes with respect to the next fourth dielectric layer to form a fourth step 22. Each second wiring layer 203 includes a second connection pad 23 corresponding to the fourth step 22. An end surface of the second connection pad 23 is aligned with an end surface of the previous fourth dielectric layer 202 at the fourth step 22.
The second circuit board 20 is connected to the first circuit board 10. Referring to FIG. 4, the first step 11 and the outermost fourth dielectric layer 202 are bonded through the first adhesive layer 40. The third step 21 and the outer second dielectric layer 102 are bonded through the second adhesive layer 41. The second step 12 and the fourth step 22 are bonded through the conductive layer 30. Thus, the first connection pad 13 and the second connection pad 23 are electrically connected to each other through the conductive layer 30.
In addition, the present invention also improves the alignment accuracy of the first circuit board 10 and the second circuit board 20 through the positioning fixture 50, thereby improving the yield rate of the circuit board connecting structure 100.
Even though information and advantages of the present embodiments have been set forth in the foregoing description, together with details of the structures and functions of the present embodiments, the disclosure is illustrative only. Changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the present embodiments to the full extent indicated by the plain meaning of the terms in which the appended claims are expressed.

Claims (11)

What is claimed is:
1. A method for manufacturing a board-to-board connecting structure, comprising:
providing a first circuit board, the first circuit board comprising a first dielectric layer, a second dielectric layer stacked on the first dielectric layer, and a first wiring layer sandwiched between the first dielectric layer and the second dielectric layer, wherein along a stacking direction from the first dielectric layer to the second dielectric layer, the first dielectric layer protrudes with respect to the first wiring layer to form a first step, the first wiring layer protrudes with respect to the second dielectric layer to form a second step;
providing a second circuit board, the second circuit board comprising a third dielectric layer, a fourth dielectric layer stacked on the third dielectric layer, and a second wiring layer sandwiched between the third dielectric layer and the fourth dielectric layer, wherein along a stacking direction of the third dielectric layer to the fourth dielectric layer, the third dielectric layer protrudes with respect to the second wiring layer to form a third step, the second wiring layer protrudes with respect to the fourth dielectric layer to form a fourth step; and
bonding the first step and the fourth dielectric layer through a first adhesive layer, bonding the third step and the second dielectric layer through a second adhesive layer, and bonding the second step and the fourth step through a conductive layer, thereby connecting the first circuit board to the second circuit board to obtain the board-to-board structure.
2. The method of claim 1, wherein the first circuit board further comprises a first pin along the stacking direction from the first dielectric layer to the second dielectric layer, the second circuit board further comprises a second pin along the stacking direction from the third dielectric layer to the fourth dielectric layer, before connecting the first circuit board to the second circuit board, and the method further comprising:
providing a positioning fixture, the positioning fixture comprising a first positioning post and a second positioning post;
inserting the first positioning post through the first pin, inserting the second positioning post through the second pin, causing the first circuit board and the second circuit board to be aligned with each other; and
pressing the first circuit board and the second circuit board, causing the first circuit board and the second circuit board to be connected together.
3. The method of claim 2, wherein the first circuit board comprises a first waste area away from the first step and the second step, the first pin passes through the first waste area; the second circuit board comprises a second waste area away from the third step and the fourth step, the second pin passes through the second waste area.
4. The method of claim 3, wherein after connecting the first circuit board to the second circuit board, the method further comprising:
separating the positioning fixture from the first waste area and the second waste area;
removing the first waste area; and
removing the second waste area.
5. The method of claim 1, wherein the first wiring layer comprises a first connection pad corresponding to the second step, and an end surface of the first connection pad is flush with an end surface of the second dielectric layer; the second wiring layer comprises a second connection pad corresponding to the fourth step, an end surface of the second connection pad is flush with an end surface of the fourth dielectric layer;
wherein the first connection pad and the second connection pad are electrically connected to each other through the conductive layer.
6. The method of claim 1, wherein the conductive layer is made of conductive paste.
7. The method of claim 1, wherein at least two second dielectric layers are comprised in the first circuit board, the first wiring layer is further sandwiched between two adjacent second dielectric layers, along the stacking direction, each first wiring layer sandwiched between two adjacent second dielectric layers also protrudes with respect to a next second dielectric layer to form the second step;
at least two fourth dielectric layers are comprised in the second circuit board, the second wiring layer is further sandwiched between two adjacent fourth dielectric layers, along the stacking direction, each second wiring layer sandwiched between two adjacent fourth dielectric layers also protrudes with respect to a next fourth dielectric layer to form the fourth step.
8. A board-to-board connecting structure, comprising:
a first circuit board first circuit board comprising a first dielectric layer, a second dielectric layer stacked on the first dielectric layer, and a first wiring layer sandwiched between the first dielectric layer and the second dielectric layer, wherein along a stacking direction from the first dielectric layer to the second dielectric layer, the first dielectric layer protrudes with respect to the first wiring layer to form a first step, the first wiring layer protrudes with respect to the second dielectric layer to form a second step;
a second circuit board comprising a third dielectric layer, a fourth dielectric layer stacked on the third dielectric layer, and a second wiring layer sandwiched between the third dielectric layer and the fourth dielectric layer, wherein along a stacking direction of the third dielectric layer to the fourth dielectric layer, the third dielectric layer protrudes with respect to the second wiring layer to form a third step, the second wiring layer protrudes with respect to the fourth dielectric layer to form a fourth step;
a first adhesive layer for bonding the first step and the fourth dielectric layer;
a second adhesive layer for bonding the third step and the second dielectric layer; and
a conductive layer for bonding the second step and the fourth step.
9. The board-to-board connecting structure of claim 8, wherein the first wiring layer comprises a first connection pad corresponding to the second step, and an end surface of the first connection pad is flush with an end surface of the second dielectric layer; the second wiring layer comprises a second connection pad corresponding to the fourth step, an end surface of the second connection pad is flush with an end surface of the fourth dielectric layer;
wherein the first connection pad and the second connection pad are electrically connected to each other through the conductive layer.
10. The board-to-board connecting structure of claim 8, wherein the conductive layer is made of conductive paste.
11. The board-to-board connecting structure of claim 8, wherein at least two second dielectric layers are comprised in the first circuit board, the first wiring layer is further sandwiched between two adjacent second dielectric layers, along the stacking direction, each first wiring layer sandwiched between two adjacent second dielectric layers also protrudes with respect to a next second dielectric layer to form the second step;
at least two fourth dielectric layers are comprised in the second circuit board, the second wiring layer is further sandwiched between two adjacent fourth dielectric layers, along the stacking direction, each second wiring layer sandwiched between two adjacent fourth dielectric layers also protrudes with respect to a next fourth dielectric layer to form the fourth step.
US17/105,567 2020-10-29 2020-11-26 Board-to-board connecting structure and method for manufacturing the same Active 2041-04-23 US11424563B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202011183271.7 2020-10-29
CN202011183271.7A CN114430626A (en) 2020-10-29 2020-10-29 Printed circuit board-to-printed circuit board connecting structure and manufacturing method thereof

Publications (2)

Publication Number Publication Date
US20220140508A1 US20220140508A1 (en) 2022-05-05
US11424563B2 true US11424563B2 (en) 2022-08-23

Family

ID=81309839

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/105,567 Active 2041-04-23 US11424563B2 (en) 2020-10-29 2020-11-26 Board-to-board connecting structure and method for manufacturing the same

Country Status (3)

Country Link
US (1) US11424563B2 (en)
CN (1) CN114430626A (en)
TW (1) TWI754493B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114430626A (en) * 2020-10-29 2022-05-03 鹏鼎控股(深圳)股份有限公司 Printed circuit board-to-printed circuit board connecting structure and manufacturing method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5515604A (en) * 1992-10-07 1996-05-14 Fujitsu Limited Methods for making high-density/long-via laminated connectors
CN108028233A (en) 2015-09-23 2018-05-11 英特尔公司 It is used for realization the substrate, component and technology of multi-chip inversion chip package
US20210307167A1 (en) * 2020-03-26 2021-09-30 Battelle Memorial Institute Printed circuit board connector
US20220140508A1 (en) * 2020-10-29 2022-05-05 Avary Holding (Shenzhen) Co., Limited. Board-to-board connecting structure and method for manufacturing the same

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100483399B1 (en) * 1997-09-09 2005-08-10 삼성전자주식회사 Printed wiring board and its connection method
GB0428591D0 (en) * 2004-12-31 2005-02-09 Bae Systems Plc Printed circuit boards
US20090277670A1 (en) * 2008-05-10 2009-11-12 Booth Jr Roger A High Density Printed Circuit Board Interconnect and Method of Assembly
DE102014222104A1 (en) * 2014-10-29 2016-05-04 Zf Friedrichshafen Ag Circuit carrier and control unit
CN108289368B (en) * 2017-01-09 2020-07-24 鹏鼎控股(深圳)股份有限公司 High-frequency signal transmission structure and manufacturing method thereof
CN111556671A (en) * 2020-06-29 2020-08-18 四川海英电子科技有限公司 Manufacturing method of 5G high-frequency mixed-voltage stepped circuit board

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5515604A (en) * 1992-10-07 1996-05-14 Fujitsu Limited Methods for making high-density/long-via laminated connectors
CN108028233A (en) 2015-09-23 2018-05-11 英特尔公司 It is used for realization the substrate, component and technology of multi-chip inversion chip package
US20210307167A1 (en) * 2020-03-26 2021-09-30 Battelle Memorial Institute Printed circuit board connector
US20220140508A1 (en) * 2020-10-29 2022-05-05 Avary Holding (Shenzhen) Co., Limited. Board-to-board connecting structure and method for manufacturing the same

Also Published As

Publication number Publication date
US20220140508A1 (en) 2022-05-05
CN114430626A (en) 2022-05-03
TW202218501A (en) 2022-05-01
TWI754493B (en) 2022-02-01

Similar Documents

Publication Publication Date Title
JP4424351B2 (en) Manufacturing method of three-dimensional electronic circuit device
CN102480837B (en) Flexible circuit board
US20130161078A1 (en) Rigid-flex circuit board and manufacturing method
US9024203B2 (en) Embedded printed circuit board and method for manufacturing same
US20110274866A1 (en) Inner substrate for manufacturing multilayer printed circuit boards
US10051730B2 (en) Multilayer substrate manufacturing method and multilayer substrate
KR101324595B1 (en) Main board for mobil terminal with excellent assembling and mobility
CN110012599A (en) A kind of wiring board and electronic equipment
US20150000959A1 (en) Multilayer printed circuit board having anisotropy condictive film and method for manufacturing same
US8971047B2 (en) Printed circuit board assembly
US11424563B2 (en) Board-to-board connecting structure and method for manufacturing the same
US20130092420A1 (en) Embedded multilayer printed circuit board and method
JP4285309B2 (en) Electronic circuit module manufacturing method, multilayer electronic circuit module and manufacturing method thereof
US10629350B2 (en) Flexible inductor
US11430737B2 (en) Flexible printed circuit board with embedded electronic element
JP4136695B2 (en) Flexible printed circuit board
US8418356B2 (en) Method of manufacturing an embedded printed circuit board
CN216960295U (en) Multilayer circuit board with segment difference structure
CN114126239A (en) Circuit board with embedded thin film resistor and manufacturing method thereof
CN114391304B (en) Board-to-board connection structure and manufacturing method thereof
TWI772170B (en) Circuit board with embedded chips and manufacturing method
TWI827112B (en) Folded circuit board and preparation method thereof
US9111820B2 (en) Embedded package and method for manufacturing the same
US11589463B2 (en) Circuit board with at least one embedded electronic component and method for manufacturing the same
US20230217596A1 (en) Flexible circuit board

Legal Events

Date Code Title Description
AS Assignment

Owner name: GARUDA TECHNOLOGY CO., LTD, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHENG, XIAO-FENG;RONG, XIAO-PENG;REEL/FRAME:054475/0959

Effective date: 20201116

Owner name: QING DING PRECISION ELECTRONICS (HUAIAN) CO.,LTD, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHENG, XIAO-FENG;RONG, XIAO-PENG;REEL/FRAME:054475/0959

Effective date: 20201116

Owner name: AVARY HOLDING (SHENZHEN) CO., LIMITED., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHENG, XIAO-FENG;RONG, XIAO-PENG;REEL/FRAME:054475/0959

Effective date: 20201116

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE