US10103090B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US10103090B2
US10103090B2 US15/123,794 US201515123794A US10103090B2 US 10103090 B2 US10103090 B2 US 10103090B2 US 201515123794 A US201515123794 A US 201515123794A US 10103090 B2 US10103090 B2 US 10103090B2
Authority
US
United States
Prior art keywords
joint part
face
plate
semiconductor device
bonding material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/123,794
Other versions
US20170018484A1 (en
Inventor
Takuya Kadoguchi
Takahiro Hirano
Takanori Kawashima
Keita FUKUTANI
Tomomi Okumura
Masayoshi Nishihata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Toyota Motor Corp
Original Assignee
Denso Corp
Toyota Motor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp, Toyota Motor Corp filed Critical Denso Corp
Assigned to TOYOTA JIDOSHA KABUSHIKI KAISHA, DENSO CORPORATION reassignment TOYOTA JIDOSHA KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUKUTANI, KEITA, KAWASHIMA, TAKANORI, NISHIHATA, MASAYOSHI, OKUMURA, TOMOMI, HIRANO, TAKAHIRO, KADOGUCHI, TAKUYA
Publication of US20170018484A1 publication Critical patent/US20170018484A1/en
Application granted granted Critical
Publication of US10103090B2 publication Critical patent/US10103090B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4825Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4871Bases, plates or heatsinks
    • H01L21/4882Assembly of heatsink parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142Sealing arrangements between parts, e.g. adhesion promotors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49537Plurality of lead frames mounted in one device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026Bonding areas specifically adapted for layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04034Bonding areas specifically adapted for strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29075Plural core members
    • H01L2224/2908Plural core members being stacked
    • H01L2224/29083Three-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/35Manufacturing methods
    • H01L2224/358Post-treatment of the connector
    • H01L2224/3582Applying permanent coating, e.g. in-situ coating
    • H01L2224/35825Plating, e.g. electroplating, electroless plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/3701Shape
    • H01L2224/37012Cross-sectional shape
    • H01L2224/37013Cross-sectional shape being non uniform along the connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37565Single coating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/3757Plural coating layers
    • H01L2224/37572Two-layer stack coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • H01L2224/376Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • H01L2224/376Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • H01L2224/376Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/37664Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40153Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/40175Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/404Connecting portions
    • H01L2224/40475Connecting portions connected to auxiliary connecting means on the bonding areas
    • H01L2224/40499Material of the auxiliary connecting means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4099Auxiliary members for strap connectors, e.g. flow-barriers, spacers
    • H01L2224/40996Auxiliary members for strap connectors, e.g. flow-barriers, spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73221Strap and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73263Layer and strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312Aligning
    • H01L2224/83136Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/83138Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/84007Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the strap connector during or after the bonding process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8412Aligning
    • H01L2224/84136Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/84138Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8412Aligning
    • H01L2224/84143Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8434Bonding interfaces of the connector
    • H01L2224/84345Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8438Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/84385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92162Sequential connecting processes the first connecting process involving a wire connector
    • H01L2224/92165Sequential connecting processes the first connecting process involving a wire connector the second connecting process involving a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92162Sequential connecting processes the first connecting process involving a wire connector
    • H01L2224/92166Sequential connecting processes the first connecting process involving a wire connector the second connecting process involving a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92246Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/35Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00012Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Definitions

  • the present invention relates to a semiconductor device.
  • a semiconductor device in which metal plates are electrically and thermally connected to top and bottom faces of a plurality of semiconductor elements, and the semiconductor elements are sealed with a resin, is known (for example, see Patent Reference No. 1).
  • a semiconductor device in which semiconductor elements such as insulated gate bipolar transistors (IGBTs), diodes, and so forth, are arranged longitudinally and laterally may be cited.
  • IGBTs insulated gate bipolar transistors
  • An IGBT is such that the base of a bipolar transistor is replaced with the gate of a field effect transistor (FET), and has high speed performance and power durability of a bipolar transistor that is driven by a current, and also, power saving performance of a field effect transistor that is driven by a voltage. Therefore, such a semiconductor device can be used as a power semiconductor device that carries out switching operations.
  • FET field effect transistor
  • metal plates may be joined together with a bonding material (such as solder).
  • a bonding material such as solder
  • the present invention has been devised in consideration of the above-mentioned point, and an object of the present invention is to provide a semiconductor device in which even if one of connected parts connected via a bonding material is inclined, connection reliability can be ensured.
  • the present semiconductor device includes a semiconductor element; a first plate-like part that is made of an electric conductor, is electrically connected to an top-face-side electrode of the semiconductor element, and includes a first joint part that projects from a side face of the first plate-like part; and a second plate-like part that is made of an electric conductor, and includes a second joint part that projects from a side face of the second plate-like part.
  • a bottom face of the first joint part and a top face of the second joint part face one another, and are electrically connected via an electro-conductive bonding material.
  • a bonding-material-thickness ensuring means is provided in a zone where the bottom face of the first joint part and the top face of the second joint part face one another to ensure a thickness of the electro-conductive bonding material between an upper portion of a front end of the second joint part and the bottom face of the first joint part.
  • FIG. 1 illustrates a circuit configuration of a semiconductor device according to a first embodiment
  • FIG. 2 shows a perspective view illustrating the semiconductor device according to the first embodiment
  • FIG. 3 shows a sectional view of the semiconductor device according to the first embodiment taken along an A-A line of FIG. 2 ;
  • FIG. 4 shows a sectional view of the semiconductor device according to the first embodiment taken along a B-B line of FIG. 2 ;
  • FIG. 5 shows a perspective view illustrating an internal configuration of the semiconductor device according to the first embodiment
  • FIG. 6 shows a sectional view of the semiconductor device according to the first embodiment taken along a C-C line of FIG. 5 ;
  • FIG. 7 shows a partial bottom view corresponding to FIG. 6 illustrating the semiconductor device according to the first embodiment
  • FIG. 8 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 1);
  • FIG. 9 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 2);
  • FIG. 10 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 3);
  • FIG. 11 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 4);
  • FIG. 12 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 5);
  • FIG. 13 illustrates a state where one of joint parts is inclined in a semiconductor device of a comparison example
  • FIG. 14 illustrates a state where one of joint parts is inclined in the semiconductor device according to the first embodiment
  • FIG. 15 illustrates a state where one of joint parts is inclined in a semiconductor device according to a second variant of the first embodiment
  • FIG. 16 illustrates a state where one of joint parts is inclined in a semiconductor device according to a third variant of the first embodiment.
  • FIG. 17 illustrates a state where the one of the joint parts is not inclined in the semiconductor device according to the third variant of the first embodiment.
  • FIG. 1 illustrates a circuit configuration of the semiconductor device according to the first embodiment.
  • the semiconductor device 1 according to the first embodiment is an inverter circuit that has IGBTs 10 and 20 , and diodes 31 and 32 .
  • the IGBT 10 includes a collector electrode 11 , an emitter electrode 12 , and a gate electrode 13 .
  • the IGBT 20 includes a collector electrode 21 , an emitter electrode 22 , and a gate electrode 23 .
  • the collector electrode 11 of the IGBT 10 is electrically connected with the cathode of the diode 31 and a high-potential-side power supply terminal 41 a .
  • the emitter electrode 12 of the IGBT 10 is electrically connected with the anode of the diode 31 . In other words, the diode 31 is connected in reverse parallel with the IGBT 10 .
  • the gate electrode 13 of the IGBT 10 is electrically connected with at least one of control electrode terminals 46 .
  • the emitter electrode 22 of the IGBT 20 is electrically connected with the anode of the diode 32 and a low-potential-side power supply terminal 42 a .
  • the collector electrode 21 of the IGBT 20 is electrically connected with the cathode of the diode 32 . In other words, the diode 32 is connected in reverse parallel with the IGBT 20 .
  • the gate electrode 13 of the IGBT 20 is electrically connected with at least one of control electrode terminals 47 .
  • the emitter electrode 12 of the IGBT 10 is electrically connected also with the collector electrode 21 of the IGBT 20 , and also, is electrically connected with an output terminal 43 a . Note that, because higher voltages are applied to the high-potential-side power supply terminal 41 a , the low-potential-side power supply terminal 42 a , and the output terminal 43 a than those applied to the control electrode terminals 46 and 47 , these three terminals may be referred to as high-voltage terminals.
  • FIG. 2 shows a perspective view illustrating the semiconductor device according to the first embodiment.
  • FIG. 3 shows a sectional view of the semiconductor device according to the first embodiment taken along an A-A line of FIG. 2 .
  • FIG. 4 shows a sectional view of the semiconductor device according to the first embodiment taken along a B-B line of FIG. 2 .
  • FIG. 5 shows a perspective view illustrating an internal structure of the semiconductor device according to the first embodiment.
  • FIG. 6 shows a sectional view of the semiconductor device according to the first embodiment taken along a C-C line of FIG. 5 .
  • FIG. 7 shows a partial bottom view corresponding to FIG. 6 illustrating the semiconductor device according to the first embodiment.
  • faces where metal plates 44 and 45 are exposed are referred to as top faces, and faces where metal plates 41 and 43 are exposed are referred to as bottom faces.
  • faces from which the high-potential-side power supply terminal 41 a , the low-potential-side power supply terminal 42 a , and the output terminal 43 a project are referred to as front faces.
  • faces from which hanging lead terminal 41 b , hanging lead terminal 43 b , control electrode terminals 46 , and the control electrode terminals 47 project are referred to as rear faces.
  • the other faces are referred to as side faces.
  • the metal plate 41 that includes the high-potential-side power supply terminal 41 a and the hanging lead terminal 41 b , the metal plate 42 that includes the low-potential-side power supply terminal 42 a , and the metal plate 43 that includes the output terminal 43 a and the hanging lead terminal 43 b are installed in parallel at predetermined intervals in such a manner that the longitudinal directions thereof are approximately the same direction (Y-direction).
  • control electrode terminals 46 are a plurality of metal lead terminals installed in parallel at predetermined intervals to have longitudinal directions that are approximately the same direction (the Y-direction) as the longitudinal direction of the metal plates 41 .
  • control electrode terminals 47 are a plurality of metal lead terminals installed in parallel at predetermined intervals to have longitudinal directions that are approximately the same direction (the Y-direction) as the longitudinal direction of the metal plates 43 .
  • Each of the materials of the metal plates 41 , 42 , and 43 , and the control electrode terminals 46 and 47 may be, for example, copper (Cu), nickel (Ni), aluminum (Al), or the like.
  • Each of the surfaces of the metal plates 41 , 42 , and 43 , and the control electrode terminals 46 and 47 may be plated with silver (Ag), gold (Au), or the like.
  • the IGBT 10 is mounted on the top face of the metal plate 41 in such a manner that the collector electrode 11 is electrically connected with the metal plate 41 through an electro-conductive bonding material such as tin-based solder (not shown).
  • the collector electrode 11 is a p-type electrode
  • the metal plate 41 connected with the collector electrode 11 may be referred to as a P-side.
  • the diode 31 is mounted on the top face of the metal plate 41 in such a manner that the cathode is electrically connected with the metal plate 41 through an electro-conductive bonding material such as tin-based solder (not shown).
  • the IGBT 10 and the diode 31 are arranged in the longitudinal direction (Y-direction) of the metal plate 41 .
  • the IGBT 20 is mounted on the top face of the metal plate 43 in such a manner that the collector electrode 21 is electrically connected with the metal plate 43 through an electro-conductive bonding material such as tin-based solder (not shown).
  • the diode 32 is mounted on the top face of the metal plate 43 in such a manner that the cathode is electrically connected with the metal plate 43 through an electro-conductive bonding material such as tin-based solder (not shown).
  • the IGBT 20 and the diode 32 are arranged in the longitudinal direction (Y-direction) of the metal plate 43 .
  • the thickness of the metal plate 41 where the IGBT 10 and the diode 31 are mounted (i.e., the thickness of the portion of the metal plate 41 other than the high-potential-side power supply terminal 41 a and the hanging lead terminal 41 b ) may be, for example, around 2 through 3 millimeters.
  • the thickness of the metal plate 43 where the IGBT 20 and the diode 32 are mounted (i.e., the thickness of the portion the metal plate 43 other than the output terminal 43 a and the hanging lead terminal 43 b ) may be, for example, around 2 through 3 millimeters.
  • the thickness of the metal plate 41 where the IGBT 10 and the diode 31 are mounted may be approximately the same as the thickness of the metal plate 43 where the IGBT 20 and the diode 32 are mounted.
  • the thickness of the high-potential-side power supply terminal 41 a and the hanging lead terminal 41 b of the metal plate 41 may be less than the portion of the metal plate 41 where the IGBT 10 and the diode 31 are mounted, and, for example, may be on the order of 0.5 mm.
  • the thickness of the output terminal 43 a and the hanging lead terminal 43 b of the metal plate 43 may be less than the portion of the metal plate 43 where the IGBT 20 and the diode 32 are mounted, and, for example, may be on the order of 0.5 mm.
  • the metal plate 44 is placed in such a manner as to be electrically connected to the emitter electrode 12 of the IGBT 10 and the anode of the diode 31 via an electro-conductive spacer 61 (for example, a metal block made of a copper, or the like) and an electro-conductive bonding material such as tin-based solder.
  • the electro-conductive spacer 61 (for example, a metal block made of a copper, or the like) is placed between the bottom face of the metal plate 44 and the top-face-side electrodes of the IGBT 10 and the diode 31 .
  • the metal plate 44 is electrically connected with the metal plate 43 via an electro-conductive bonding material (not shown) of tin-based solder or the like.
  • the metal plate 45 is placed in such a manner as to be electrically connected to the emitter electrode 22 of the IGBT 20 and the anode of the diode 32 via an electro-conductive spacer 62 (for example, a metal block made of a copper, or the like) and an electro-conductive bonding material such as tin-based solder.
  • the electro-conductive spacer 62 (for example, a metal block made of a copper, or the like) is placed between the bottom face of the metal plate 45 and the top-face-side electrodes of the IGBT 20 and the diode 32 .
  • the metal plate 45 has a joint part 45 j at a side face projecting toward the metal plate 44 .
  • the metal plate 42 has a joint part 42 j at a side face projecting toward the control electrode terminals 46 and 47 .
  • the thickness of each of the joint parts 42 j and 45 j can be, for example, on the order of 0.5 mm.
  • the bottom face of the joint part 45 j of the metal plate 45 and the top face of the joint part 42 j of the metal plate 42 face one another, and are electrically connected via an electro-conductive bonding material 81 (for example, tin-based solder, or the like).
  • an electro-conductive bonding material 81 for example, tin-based solder, or the like.
  • a ring-shaped groove 45 x is formed to absorb a superfluous bonding material 81 . Also on the top face of the joint part 42 j , a groove 42 x is formed to absorb a superfluous bonding material 81 .
  • the width of the groove 45 x can be, for example, on the order of 400 through 600 ⁇ m.
  • the depth of the groove 45 x can be, for example, on the order of 200 through 300 ⁇ m.
  • the sectional shape of the groove 45 x is semicircular.
  • the sectional shape of the groove 45 x can be different from a semicircular shape.
  • the sectional shape of the groove 45 x may be semiellipse, rectangular, or the like.
  • the groove 45 x may have a shape different from a ring shape.
  • the groove 45 x is a typical example of a “groove” according to the present invention.
  • An upper portion of the front end K of the joint part 42 j (i.e., a portion near the joint part 45 j of an end of the joint part 42 j near the control electrode terminals 46 and 47 ) is fixed to a position overlapping with the groove 45 x in plan view (in a state where the upper portion of the front end K of the joint part 42 j falls into a position corresponding to the groove 45 x ) via the bonding material 81 .
  • M an area inside the groove 45 x denotes an area where the joint part 45 j and the joint part 42 j are to be joined (i.e., where the bonding material 81 is to be placed) (hereinafter, referred to as a joint area M).
  • the top face of the joint part 42 j has a shape of a projection. Therefore, the upper portion of the front end K of the joint part 42 j can be said to be the upper portion of the front end K of the projection. Also the upper portion of the rear end L of the projection (a portion near the joint part 45 j of an end of the projection near the groove 42 x ) is fixed via the bonding material 81 to a position overlapping with the groove 45 x in plan view.
  • portions other than the upper portion of the front end K (the upper portion of the front end K of the joint part 42 j ) and the upper portion of the rear end L of the projection are fixed to positions overlapping with the groove 45 x in plan view.
  • the other portions than the upper portion of the front end K and the upper portion of the rear end L of the projection need not be fixed at positions overlapping with the groove 45 x in plan view.
  • the metal plates 43 and 44 have joint parts similar to those of the metal plates 42 and 45 .
  • the bottom face of the joint part of the metal plate 44 is electrically connected to the top face of the joint part of the metal plate 43 via an electro-conductive bonding material (for example, tin-based solder, of the like).
  • an electro-conductive bonding material for example, tin-based solder, of the like.
  • the thickness of the metal plate 44 can be, for example, on the order of 2 through 3 mm.
  • the thickness of the metal plate 45 can be, for example, on the order of 2 through 3 mm.
  • the metal plate 44 and the metal plate 45 may have approximately the same thicknesses.
  • the materials of the metal plates 44 and 45 may be, for example, copper (Cu), nickel (Ni), aluminum (Al), or the like.
  • the surfaces of the metal plates 44 and 45 may be plated with silver (Ag), gold (Au), or the like.
  • the metal plate 45 is a typical example of a first plate-like part according to the present invention
  • the joint part 45 j is a typical example of a first joint part according to the present invention
  • the metal plate 42 is a typical example of a second plate-like part according to the present invention
  • the joint part 42 j is a typical example of a second joint part according to the present invention.
  • the respective metal lead terminals of the control electrode terminals 46 are electrically connected to the gate electrode 13 of the IGBT 10 , a temperature sensor (not shown), and so forth, via bonding wires.
  • the respective metal lead terminals of the control electrode terminals 47 are electrically connected to the gate electrode 23 of the IGBT 20 , a temperature sensor (not shown), and so forth, via bonding wires.
  • Each of the metal lead terminals of the control electrode terminals 46 and 47 can have a thickness of, for example, on the order of 0.5 mm.
  • the bonding wires for example, metal wires such as gold wires or copper wires.
  • the IGBTs 10 and 20 , the diodes 31 and 32 , the metal plates 41 through 45 , the control electrode terminals 46 and 47 , and the bonding wires are sealed with a sealing resin 50 .
  • the bottom faces of the metal plates 41 and 43 are at least partially exposed from the bottom face of the sealing resin 50 .
  • the top faces of the metal plates 44 and 45 are at least partially exposed from the top face of the sealing resin 50 .
  • each of the high-potential-side power supply terminal 41 a of the metal plate 41 , the low-potential-side power supply terminal 42 a of the metal plate 42 , and the output terminal 43 a of the metal plate 43 at least partially projects from the front face of the sealing resin 50 .
  • each of the hanging lead terminal 41 b formed on the end of the metal plate 41 , the hanging lead terminal 43 b formed on the end of the metal plate 43 , the control electrode terminals 46 , and the control electrode terminals 47 at least partially projects from the rear face of the sealing resin 50 .
  • a first direction (approximately, the X-direction) in which the IGBT 10 and the IGBT 20 are arranged is perpendicular to a second direction (approximately, the Y-direction) in which the hanging lead terminals 41 b and 43 b and the control electrode terminals 46 and 47 project.
  • “perpendicular” in the present application is not “perpendicular” in its strict meaning, but means “approximately perpendicular”. For example, even if the angle between the first direction and the second direction is different from 90 degrees by ten and several degrees due to a variation occurring in manufacturing, or the like, the angle is included in “perpendicular” angles.
  • the sealing resin 50 can be made of, for example, an epoxy resin including a filler, or the like.
  • the sealing resin 50 can have a thickness of, for example, on the order of 5 mm.
  • the portions of the metal plates 41 through 45 exposed from the sealing resin 50 contribute discharging the heat generated by the IGBTs 10 and 20 , and so forth.
  • the metal plates 41 through 45 can be made from, for example, a lead frame. Note that if the metal plates 41 and 43 are made from a lead frame, the hanging lead terminals 41 b and 43 b are connected with a body (not shown) of the lead frame, and are portions cut off from the body of the lead frame after the body of the lead frame is sealed with the sealing resin 50 .
  • FIGS. 8-12 illustrate manufacturing processes for the semiconductor device according to the first embodiment.
  • a lead frame 40 that has a predetermined shape is prepared through press work, for example. Then, the IGBTs 10 and 20 and the diodes 31 and 32 (not shown in FIG. 8 , see FIGS. 3 and 4 ) are mounted on the lead frame 40 at predetermined positions via an electro-conductive bonding material such as tin-based solder (not shown).
  • the electro-conductive spacer 61 (not shown in FIG. 8 , see FIGS. 3 and 4 ) is mounted, and, on the IGBT 20 and the diode 32 , the electro-conductive spacer 62 (not shown in FIG. 8 , see FIGS. 3 and 4 ) is mounted.
  • top face of the electro-conductive spacer 61 , the top face of the electro-conductive spacer 62 , the top face of the joint part 42 j of a portion of the lead frame 40 to be the metal plate 42 , and the top face of the joint part of a portion of the lead frame 40 to be the metal plate 43 are coated with an uncured electro-conductive bonding material 81 (for example, tin-based solder, or the like).
  • an uncured electro-conductive bonding material 81 for example, tin-based solder, or the like.
  • the metal plate 44 is mounted on the spacer 61 via the bonding material 81 (not shown). Also, on the spacer 62 , the metal plate 45 is mounted via the bonding material 81 (not shown). Thereafter, a primer (such as a polyamide resin) is applied.
  • a primer such as a polyamide resin
  • the top face of the joint part 42 j of the portion of the lead frame 40 to be the metal plate 42 is joined with the bottom face the joint part 45 j of the metal plate 45 via the electro-conductive bonding material 81 (see FIGS. 6 and 7 ). Also, the top face of the joint part of the portion of the lead frame 40 to be the metal plate 43 is joined with the bottom face of the joint part of the metal plate 44 via the electro-conductive bonding material 81 .
  • the sealing resin 50 is formed.
  • the top face of the sealing resin 50 cut off, and thus, the top faces of the metal plates 44 and 45 are exposed from the sealing resin 50 .
  • the lead frame 40 is cut at predetermined positions, and thus, the metal plates 41 through 43 , the high-potential-side power supply terminal 41 a , the low-potential-side power supply terminal 42 a , the output terminal 43 a , the hanging lead terminals 41 b and 43 b , and the control electrode terminals 46 and 47 are produced.
  • the semiconductor device 1 illustrated in FIG. 2 and so forth, is completed.
  • an area N occurs where no portion of the bonding material 81 is present when, as illustrated in FIG. 13 , the joint part 42 j is inclined and comes into contact with the joint part 45 j .
  • almost none of the bonding material 81 is present, and no filet is formed, near the upper portion of the front end K (in FIG. 13 , on the right side of the upper portion of the front end K).
  • a groove 45 x that is a bonding-material-thickness ensuring means for ensuring the thickness of the bonding material 81 between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j is formed.
  • the upper portion of the front end K of the joint part 42 j overlapping with the groove 45 x in plan view, even if, as illustrated in FIG. 14 , the joint part 42 j is inclined and comes into contact with the joint part 45 j , the upper portion of the front end K is joined with the joint part 45 j in the groove 45 x . Thereby, it is possible to join the joint part 42 j with the joint part 45 j throughout the joint area M. Also near the upper portion of the front end K, the bonding material 81 can be ensured to have a predetermined thickness. Also, a fillet is formed between the upper portion of the front end K and the inner wall of the groove 45 x.
  • the bonding material 81 can be ensured to have a predetermined thickness also near the upper portion of the rear end L. Also, a fillet is formed between the upper portion of the rear end L and the inner wall of the groove 45 x.
  • a metal film that has wettability for the bonding material 81 better than that of the metal plate 42 may be formed on the bottom face of the joint part 45 j including the inner wall of the groove 45 x .
  • the metal plate 42 is made of copper
  • a gold film having the wettability for the bonding material 81 better than that of copper can be used as the metal film.
  • the gold film can be formed using, for example, a plating method. It is also possible to install a nickel film, a palladium film, or the like, under the gold film.
  • the bonding material 81 By thus forming the metal film that has wettability for the bonding material 81 better than that of the metal plate 42 on the bottom face of the joint part 45 j including the inner wall of the groove 45 x , the bonding material 81 more easily gathers into the groove 45 x . Therefore, the bonding material 81 in the groove 45 x is more likely to be ensured to have a predetermined thickness. As a result, the connection reliability between the joint part 42 j and the joint part 45 j can be further improved.
  • FIG. 15 illustrates a state where one of joint parts is inclined in the semiconductor device according to a second variant of the first embodiment.
  • a projection 45 y is formed from the joint part 45 j instead of the groove 45 x .
  • the projection 45 y can be formed, for example, from the bottom face of the joint part 45 j to have a ring shape.
  • the upper portion of the front end K of the joint part 42 j is fixed via the bonding material 81 nearer the outer edge of the bottom face of the joint part 45 j than the area where the projection 45 y is formed in plan view.
  • the width of the projection 45 y can be, for example, on the order of 400 through 600 ⁇ m.
  • the height of the projection 45 y can be, for example, on the order of 200 through 300 ⁇ m.
  • the projection 45 y that is a bonding-material-thickness ensuring means for ensuring the thickness of the bonding material 81 between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j is formed in a zone where the bottom face of the joint part 45 j faces the top face of the joint part 42 j.
  • the upper portion of the front end K of the joint part 42 j is placed nearer the outer edge of the bottom face of the joint part 45 j than the area where the projection 45 y is formed in plan view, the upper portion of the front end K is joined with the joint part 45 j outside the projection 45 y , even if, as shown in FIG. 15 , the joint part 42 j is inclined and comes into contact with the joint part 45 j . Thereby, the joint part 42 j can be joined with the joint part 45 j throughout the joint area M. Also, near the upper portion of the front end K, the bonding material 81 can be ensured to have a predetermined thickness. Also, a fillet is formed between the upper portion of the front end K and the bottom face of the joint part 45 j.
  • the bonding material 81 can be ensured to have a predetermined thickness also near the upper portion of the rear end L. Also, a fillet is formed between the upper portion of the rear end L and the bottom face of the joint part 45 j.
  • the following advantageous effects are acquired. That is, even if the joint part 42 j is approximately parallel to the joint part 45 j , a space greater than or equal to the height of the projection 45 y is ensured between the joint part 42 j and the joint part 45 j , and is filled with the bonding material 81 . As a result, it is possible to cause the thickness of the bonding material 81 to be at any time greater than or equal to an approximately certain value.
  • FIG. 16 illustrates a state where one of joint parts is inclined in the semiconductor device according to a third variant of the first embodiment.
  • FIG. 17 illustrates a state where the one of the joint parts is not inclined in the semiconductor device according to the third variant of the first embodiment.
  • the bottom face of the joint part 45 j is flat, and none of grooves and projections is formed there.
  • the bonding material 81 contains many metal balls 85 .
  • the many metal balls 85 are dispersed.
  • the metal balls 85 nickel balls each having, for example, a diameter on the order of 40 through 100 ⁇ m, or the like, can be used.
  • the metal balls 85 need not be perfect spheres.
  • the bonding material 81 containing many metal balls 85 even if, as shown in FIG. 16 , the joint part 42 j is inclined, the joint part 42 j does not come into contact with the joint part 45 j , and a space on the order of the diameters of the metal balls 85 is ensured. The space is filled with the bonding material 81 . Also, even if, as shown in FIG. 17 , the joint part 42 j is approximately parallel to the joint part 45 j , the joint part 42 j does not come into contact with the joint part 45 j , and a space on the order of the diameters of the metal balls 85 is ensured. The space is filled with the bonding material 81 .
  • the metal balls 85 ensure a space between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j , and the space is filled with the bonding material 81 . Also, the metal balls 85 ensure a space between the upper portion of the rear end L of the joint part 42 j and the bottom face of the joint part 45 j , and the space is filled with the bonding material 81 . Also, a fillet is formed between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 , and between the upper portion of the rear end L of the joint part 42 j and the bottom face of the joint part 45 j.
  • metal balls 85 that are present in a state of being dispersed in the bonding material 81 .
  • bonding-material-thickness ensuring means for ensuring the thickness of the bonding material 81 between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j are provided.
  • the following advantageous effects are acquired. That is, even if the joint part 42 j is approximately parallel to the joint part 45 j , it is possible to cause the thickness of the bonding material 81 to be at any time greater than or equal to an approximately certain value, because a space greater than or equal to the diameters of the metal balls 85 is ensured between the joint part 42 j and the joint part 45 j , and the space is filled with the bonding material 81 . Also, wettability of the bonding material 81 is satisfactory around the metal balls 35 . Thereby, it is possible to further improve connection reliability between the joint part 42 j and the joint part 45 j.
  • the semiconductor device where the plurality of semiconductor elements (IGBTs and the diode) are arranged longitudinally and laterally has been illustrated.
  • the present invention may be applied to, for example, a semiconductor device where two semiconductor elements into each of which an IGBT and a diode are integrated are arranged, or the like. Further, it is also possible to apply the present invention to, for example, a semiconductor device that has a single semiconductor element into which a IGBT and a diode are integrated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

The semiconductor device includes a semiconductor element, and an electro-conductive first plate-like part electrically connected to a top-face-side electrode of the semiconductor element and including a first joint part projecting from a side face, and an electro-conductive second plate-like part including a second joint part projecting from a side face. A bottom face of the first joint part and a top face of the second joint part face one another, and are electrically connected via an electro-conductive bonding material. A bonding-material-thickness ensuring means is provided in a zone where the bottom face of the first joint part and the top face of the second joint part face one another to ensure a thickness of the electro-conductive bonding material between an upper portion of a front end of the second joint part and the bottom face of the first joint part.

Description

TECHNICAL FIELD
The present invention relates to a semiconductor device.
BACKGROUND ART
Recently, a semiconductor device in which metal plates are electrically and thermally connected to top and bottom faces of a plurality of semiconductor elements, and the semiconductor elements are sealed with a resin, is known (for example, see Patent Reference No. 1). As one example of such a semiconductor device, a semiconductor device in which semiconductor elements such as insulated gate bipolar transistors (IGBTs), diodes, and so forth, are arranged longitudinally and laterally may be cited.
An IGBT is such that the base of a bipolar transistor is replaced with the gate of a field effect transistor (FET), and has high speed performance and power durability of a bipolar transistor that is driven by a current, and also, power saving performance of a field effect transistor that is driven by a voltage. Therefore, such a semiconductor device can be used as a power semiconductor device that carries out switching operations.
PRIOR ART REFERENCE Patent Reference
  • Patent Reference No. 1: Japanese Laid-Open Patent Application No. 2012-235081
SUMMARY OF THE INVENTION Problem to be Solved by the Invention
However, in such a semiconductor device, metal plates may be joined together with a bonding material (such as solder). In such a case, if one metal plate is inclined with respect to the other metal plate, connection reliability may be degraded because an end of the metal plate comes into contact with a surface of the other metal plate, and, near the contact position, a thickness of a bonding material cannot be ensured.
The present invention has been devised in consideration of the above-mentioned point, and an object of the present invention is to provide a semiconductor device in which even if one of connected parts connected via a bonding material is inclined, connection reliability can be ensured.
Means to Solve the Problem
The present semiconductor device includes a semiconductor element; a first plate-like part that is made of an electric conductor, is electrically connected to an top-face-side electrode of the semiconductor element, and includes a first joint part that projects from a side face of the first plate-like part; and a second plate-like part that is made of an electric conductor, and includes a second joint part that projects from a side face of the second plate-like part. A bottom face of the first joint part and a top face of the second joint part face one another, and are electrically connected via an electro-conductive bonding material. A bonding-material-thickness ensuring means is provided in a zone where the bottom face of the first joint part and the top face of the second joint part face one another to ensure a thickness of the electro-conductive bonding material between an upper portion of a front end of the second joint part and the bottom face of the first joint part.
Advantageous Effects of the Invention
According to the disclosed technology, it is possible to provide a semiconductor device in which, even if one of connected parts connected via a bonding material is inclined, connection reliability can be ensured.
BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 illustrates a circuit configuration of a semiconductor device according to a first embodiment;
FIG. 2 shows a perspective view illustrating the semiconductor device according to the first embodiment;
FIG. 3 shows a sectional view of the semiconductor device according to the first embodiment taken along an A-A line of FIG. 2;
FIG. 4 shows a sectional view of the semiconductor device according to the first embodiment taken along a B-B line of FIG. 2;
FIG. 5 shows a perspective view illustrating an internal configuration of the semiconductor device according to the first embodiment;
FIG. 6 shows a sectional view of the semiconductor device according to the first embodiment taken along a C-C line of FIG. 5;
FIG. 7 shows a partial bottom view corresponding to FIG. 6 illustrating the semiconductor device according to the first embodiment;
FIG. 8 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 1);
FIG. 9 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 2);
FIG. 10 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 3);
FIG. 11 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 4);
FIG. 12 illustrates a manufacturing process of the semiconductor device according to the first embodiment (No. 5);
FIG. 13 illustrates a state where one of joint parts is inclined in a semiconductor device of a comparison example;
FIG. 14 illustrates a state where one of joint parts is inclined in the semiconductor device according to the first embodiment;
FIG. 15 illustrates a state where one of joint parts is inclined in a semiconductor device according to a second variant of the first embodiment;
FIG. 16 illustrates a state where one of joint parts is inclined in a semiconductor device according to a third variant of the first embodiment; and
FIG. 17 illustrates a state where the one of the joint parts is not inclined in the semiconductor device according to the third variant of the first embodiment.
MODE FOR CARRYING OUT THE INVENTION
Below, with reference to the drawings, modes for carrying out the invention will be described. For each embodiment, a semiconductor device in which four semiconductor elements (two IGBTs and two diodes) are arranged longitudinally and laterally will be described, as an example. However, an embodiment is not limited thereto. Note that, in each drawing, the same reference numerals are given to the same elements, and the duplicate description may be omitted.
<First Embodiment>
First, a circuit configuration of a semiconductor device according to a first embodiment will be described. FIG. 1 illustrates a circuit configuration of the semiconductor device according to the first embodiment. With reference to FIG. 1, the semiconductor device 1 according to the first embodiment is an inverter circuit that has IGBTs 10 and 20, and diodes 31 and 32.
In the semiconductor device 1, the IGBT 10 includes a collector electrode 11, an emitter electrode 12, and a gate electrode 13. The IGBT 20 includes a collector electrode 21, an emitter electrode 22, and a gate electrode 23.
The collector electrode 11 of the IGBT 10 is electrically connected with the cathode of the diode 31 and a high-potential-side power supply terminal 41 a. The emitter electrode 12 of the IGBT 10 is electrically connected with the anode of the diode 31. In other words, the diode 31 is connected in reverse parallel with the IGBT 10. The gate electrode 13 of the IGBT 10 is electrically connected with at least one of control electrode terminals 46.
The emitter electrode 22 of the IGBT 20 is electrically connected with the anode of the diode 32 and a low-potential-side power supply terminal 42 a. The collector electrode 21 of the IGBT 20 is electrically connected with the cathode of the diode 32. In other words, the diode 32 is connected in reverse parallel with the IGBT 20. The gate electrode 13 of the IGBT 20 is electrically connected with at least one of control electrode terminals 47.
The emitter electrode 12 of the IGBT 10 is electrically connected also with the collector electrode 21 of the IGBT 20, and also, is electrically connected with an output terminal 43 a. Note that, because higher voltages are applied to the high-potential-side power supply terminal 41 a, the low-potential-side power supply terminal 42 a, and the output terminal 43 a than those applied to the control electrode terminals 46 and 47, these three terminals may be referred to as high-voltage terminals.
Next, a structure of the semiconductor device according to the first embodiment will be described. FIG. 2 shows a perspective view illustrating the semiconductor device according to the first embodiment. FIG. 3 shows a sectional view of the semiconductor device according to the first embodiment taken along an A-A line of FIG. 2. FIG. 4 shows a sectional view of the semiconductor device according to the first embodiment taken along a B-B line of FIG. 2. FIG. 5 shows a perspective view illustrating an internal structure of the semiconductor device according to the first embodiment. FIG. 6 shows a sectional view of the semiconductor device according to the first embodiment taken along a C-C line of FIG. 5. FIG. 7 shows a partial bottom view corresponding to FIG. 6 illustrating the semiconductor device according to the first embodiment.
Note that, in the present application, concerning the semiconductor device 1, faces where metal plates 44 and 45 are exposed are referred to as top faces, and faces where metal plates 41 and 43 are exposed are referred to as bottom faces. Also, faces from which the high-potential-side power supply terminal 41 a, the low-potential-side power supply terminal 42 a, and the output terminal 43 a project are referred to as front faces. Also, faces from which hanging lead terminal 41 b, hanging lead terminal 43 b, control electrode terminals 46, and the control electrode terminals 47 project are referred to as rear faces. Also, the other faces are referred to as side faces.
With reference to FIGS. 2-7, in the semiconductor device 1, the metal plate 41 that includes the high-potential-side power supply terminal 41 a and the hanging lead terminal 41 b, the metal plate 42 that includes the low-potential-side power supply terminal 42 a, and the metal plate 43 that includes the output terminal 43 a and the hanging lead terminal 43 b are installed in parallel at predetermined intervals in such a manner that the longitudinal directions thereof are approximately the same direction (Y-direction).
Also, the control electrode terminals 46 are a plurality of metal lead terminals installed in parallel at predetermined intervals to have longitudinal directions that are approximately the same direction (the Y-direction) as the longitudinal direction of the metal plates 41. Also, the control electrode terminals 47 are a plurality of metal lead terminals installed in parallel at predetermined intervals to have longitudinal directions that are approximately the same direction (the Y-direction) as the longitudinal direction of the metal plates 43.
Each of the materials of the metal plates 41, 42, and 43, and the control electrode terminals 46 and 47 may be, for example, copper (Cu), nickel (Ni), aluminum (Al), or the like. Each of the surfaces of the metal plates 41, 42, and 43, and the control electrode terminals 46 and 47 may be plated with silver (Ag), gold (Au), or the like.
The IGBT 10 is mounted on the top face of the metal plate 41 in such a manner that the collector electrode 11 is electrically connected with the metal plate 41 through an electro-conductive bonding material such as tin-based solder (not shown). Note that because the collector electrode 11 is a p-type electrode, the metal plate 41 connected with the collector electrode 11 may be referred to as a P-side. Also, the diode 31 is mounted on the top face of the metal plate 41 in such a manner that the cathode is electrically connected with the metal plate 41 through an electro-conductive bonding material such as tin-based solder (not shown). The IGBT 10 and the diode 31 are arranged in the longitudinal direction (Y-direction) of the metal plate 41.
The IGBT 20 is mounted on the top face of the metal plate 43 in such a manner that the collector electrode 21 is electrically connected with the metal plate 43 through an electro-conductive bonding material such as tin-based solder (not shown). Also, the diode 32 is mounted on the top face of the metal plate 43 in such a manner that the cathode is electrically connected with the metal plate 43 through an electro-conductive bonding material such as tin-based solder (not shown). The IGBT 20 and the diode 32 are arranged in the longitudinal direction (Y-direction) of the metal plate 43.
The thickness of the metal plate 41 where the IGBT 10 and the diode 31 are mounted (i.e., the thickness of the portion of the metal plate 41 other than the high-potential-side power supply terminal 41 a and the hanging lead terminal 41 b) may be, for example, around 2 through 3 millimeters. The thickness of the metal plate 43 where the IGBT 20 and the diode 32 are mounted (i.e., the thickness of the portion the metal plate 43 other than the output terminal 43 a and the hanging lead terminal 43 b) may be, for example, around 2 through 3 millimeters. The thickness of the metal plate 41 where the IGBT 10 and the diode 31 are mounted may be approximately the same as the thickness of the metal plate 43 where the IGBT 20 and the diode 32 are mounted.
The thickness of the high-potential-side power supply terminal 41 a and the hanging lead terminal 41 b of the metal plate 41 may be less than the portion of the metal plate 41 where the IGBT 10 and the diode 31 are mounted, and, for example, may be on the order of 0.5 mm. The thickness of the output terminal 43 a and the hanging lead terminal 43 b of the metal plate 43 may be less than the portion of the metal plate 43 where the IGBT 20 and the diode 32 are mounted, and, for example, may be on the order of 0.5 mm.
On the IGBT 10 and the diode 31, the metal plate 44 is placed in such a manner as to be electrically connected to the emitter electrode 12 of the IGBT 10 and the anode of the diode 31 via an electro-conductive spacer 61 (for example, a metal block made of a copper, or the like) and an electro-conductive bonding material such as tin-based solder. In other words, the electro-conductive spacer 61 (for example, a metal block made of a copper, or the like) is placed between the bottom face of the metal plate 44 and the top-face-side electrodes of the IGBT 10 and the diode 31. The metal plate 44 is electrically connected with the metal plate 43 via an electro-conductive bonding material (not shown) of tin-based solder or the like.
On the IGBT 20 and the diode 32, the metal plate 45 is placed in such a manner as to be electrically connected to the emitter electrode 22 of the IGBT 20 and the anode of the diode 32 via an electro-conductive spacer 62 (for example, a metal block made of a copper, or the like) and an electro-conductive bonding material such as tin-based solder. In other words, the electro-conductive spacer 62 (for example, a metal block made of a copper, or the like) is placed between the bottom face of the metal plate 45 and the top-face-side electrodes of the IGBT 20 and the diode 32.
The metal plate 45 has a joint part 45 j at a side face projecting toward the metal plate 44. The metal plate 42 has a joint part 42 j at a side face projecting toward the control electrode terminals 46 and 47. The thickness of each of the joint parts 42 j and 45 j can be, for example, on the order of 0.5 mm.
The bottom face of the joint part 45 j of the metal plate 45 and the top face of the joint part 42 j of the metal plate 42 face one another, and are electrically connected via an electro-conductive bonding material 81 (for example, tin-based solder, or the like). Note that, because the emitter electrode 22 is an n-type electrode, the metal plate 42 connected to the emitter electrode 22 may be referred to as an n-side.
At a peripheral portion on the bottom face of the joint part 45 j, a ring-shaped groove 45 x is formed to absorb a superfluous bonding material 81. Also on the top face of the joint part 42 j, a groove 42 x is formed to absorb a superfluous bonding material 81. The width of the groove 45 x can be, for example, on the order of 400 through 600 μm. The depth of the groove 45 x can be, for example, on the order of 200 through 300 μm.
In FIG. 6 and so forth, the sectional shape of the groove 45 x is semicircular. However, the sectional shape of the groove 45 x can be different from a semicircular shape. For example, the sectional shape of the groove 45 x may be semiellipse, rectangular, or the like. Further, as long as it is possible to ensure a sufficient volume to absorb a superfluous bonding material 81, the groove 45 x may have a shape different from a ring shape. Note that, the groove 45 x is a typical example of a “groove” according to the present invention.
An upper portion of the front end K of the joint part 42 j (i.e., a portion near the joint part 45 j of an end of the joint part 42 j near the control electrode terminals 46 and 47) is fixed to a position overlapping with the groove 45 x in plan view (in a state where the upper portion of the front end K of the joint part 42 j falls into a position corresponding to the groove 45 x) via the bonding material 81. Note that, M (an area inside the groove 45 x) denotes an area where the joint part 45 j and the joint part 42 j are to be joined (i.e., where the bonding material 81 is to be placed) (hereinafter, referred to as a joint area M).
As a result of the groove 42 x being formed, the top face of the joint part 42 j has a shape of a projection. Therefore, the upper portion of the front end K of the joint part 42 j can be said to be the upper portion of the front end K of the projection. Also the upper portion of the rear end L of the projection (a portion near the joint part 45 j of an end of the projection near the groove 42 x) is fixed via the bonding material 81 to a position overlapping with the groove 45 x in plan view.
In FIG. 7, also portions other than the upper portion of the front end K (the upper portion of the front end K of the joint part 42 j) and the upper portion of the rear end L of the projection are fixed to positions overlapping with the groove 45 x in plan view. However, the other portions than the upper portion of the front end K and the upper portion of the rear end L of the projection need not be fixed at positions overlapping with the groove 45 x in plan view.
Although corresponding enlarged views are omitted, also the metal plates 43 and 44 have joint parts similar to those of the metal plates 42 and 45. The bottom face of the joint part of the metal plate 44 is electrically connected to the top face of the joint part of the metal plate 43 via an electro-conductive bonding material (for example, tin-based solder, of the like). By forming the structures of the joint part of the metal plate 43 and the joint part of the metal plate 44 to be similar to those of the joint part 42 j and the joint part 45 j, similar advantageous effects (i.e., an improvement in connection reliability between the joint part 42 j and the joint part 45 j, as will be described later) can be acquired. However, the metal plates 43 and 44 have such structures that the metal plates 43 and 44 are not likely to be inclined in comparison to the metal plate 42.
The thickness of the metal plate 44 can be, for example, on the order of 2 through 3 mm. The thickness of the metal plate 45 can be, for example, on the order of 2 through 3 mm. The metal plate 44 and the metal plate 45 may have approximately the same thicknesses. The materials of the metal plates 44 and 45 may be, for example, copper (Cu), nickel (Ni), aluminum (Al), or the like. The surfaces of the metal plates 44 and 45 may be plated with silver (Ag), gold (Au), or the like.
Note that the metal plate 45 is a typical example of a first plate-like part according to the present invention, and the joint part 45 j is a typical example of a first joint part according to the present invention. Also, the metal plate 42 is a typical example of a second plate-like part according to the present invention, and the joint part 42 j is a typical example of a second joint part according to the present invention.
The respective metal lead terminals of the control electrode terminals 46 are electrically connected to the gate electrode 13 of the IGBT 10, a temperature sensor (not shown), and so forth, via bonding wires. The respective metal lead terminals of the control electrode terminals 47 are electrically connected to the gate electrode 23 of the IGBT 20, a temperature sensor (not shown), and so forth, via bonding wires. Each of the metal lead terminals of the control electrode terminals 46 and 47 can have a thickness of, for example, on the order of 0.5 mm. As the bonding wires, for example, metal wires such as gold wires or copper wires.
The IGBTs 10 and 20, the diodes 31 and 32, the metal plates 41 through 45, the control electrode terminals 46 and 47, and the bonding wires are sealed with a sealing resin 50. However, the bottom faces of the metal plates 41 and 43 are at least partially exposed from the bottom face of the sealing resin 50. Also, the top faces of the metal plates 44 and 45 are at least partially exposed from the top face of the sealing resin 50.
Also, each of the high-potential-side power supply terminal 41 a of the metal plate 41, the low-potential-side power supply terminal 42 a of the metal plate 42, and the output terminal 43 a of the metal plate 43 at least partially projects from the front face of the sealing resin 50. Also, each of the hanging lead terminal 41 b formed on the end of the metal plate 41, the hanging lead terminal 43 b formed on the end of the metal plate 43, the control electrode terminals 46, and the control electrode terminals 47 at least partially projects from the rear face of the sealing resin 50.
A first direction (approximately, the X-direction) in which the IGBT 10 and the IGBT 20 are arranged is perpendicular to a second direction (approximately, the Y-direction) in which the hanging lead terminals 41 b and 43 b and the control electrode terminals 46 and 47 project. However, “perpendicular” in the present application is not “perpendicular” in its strict meaning, but means “approximately perpendicular”. For example, even if the angle between the first direction and the second direction is different from 90 degrees by ten and several degrees due to a variation occurring in manufacturing, or the like, the angle is included in “perpendicular” angles.
The sealing resin 50 can be made of, for example, an epoxy resin including a filler, or the like. The sealing resin 50 can have a thickness of, for example, on the order of 5 mm.
The portions of the metal plates 41 through 45 exposed from the sealing resin 50 contribute discharging the heat generated by the IGBTs 10 and 20, and so forth. The metal plates 41 through 45 can be made from, for example, a lead frame. Note that if the metal plates 41 and 43 are made from a lead frame, the hanging lead terminals 41 b and 43 b are connected with a body (not shown) of the lead frame, and are portions cut off from the body of the lead frame after the body of the lead frame is sealed with the sealing resin 50.
Next, a method of manufacturing the semiconductor device according to the first embodiment will be described. FIGS. 8-12 illustrate manufacturing processes for the semiconductor device according to the first embodiment.
First, in a process illustrated in FIG. 8, a lead frame 40 that has a predetermined shape is prepared through press work, for example. Then, the IGBTs 10 and 20 and the diodes 31 and 32 (not shown in FIG. 8, see FIGS. 3 and 4) are mounted on the lead frame 40 at predetermined positions via an electro-conductive bonding material such as tin-based solder (not shown).
Then, on the IGBT 10 and the diode 31, the electro-conductive spacer 61 (not shown in FIG. 8, see FIGS. 3 and 4) is mounted, and, on the IGBT 20 and the diode 32, the electro-conductive spacer 62 (not shown in FIG. 8, see FIGS. 3 and 4) is mounted. Further, the top face of the electro-conductive spacer 61, the top face of the electro-conductive spacer 62, the top face of the joint part 42 j of a portion of the lead frame 40 to be the metal plate 42, and the top face of the joint part of a portion of the lead frame 40 to be the metal plate 43 are coated with an uncured electro-conductive bonding material 81 (for example, tin-based solder, or the like).
Next, in a process illustrated in FIG. 9, after wire bonding is carried out, the metal plate 44 is mounted on the spacer 61 via the bonding material 81 (not shown). Also, on the spacer 62, the metal plate 45 is mounted via the bonding material 81 (not shown). Thereafter, a primer (such as a polyamide resin) is applied.
In this process, the top face of the joint part 42 j of the portion of the lead frame 40 to be the metal plate 42 is joined with the bottom face the joint part 45 j of the metal plate 45 via the electro-conductive bonding material 81 (see FIGS. 6 and 7). Also, the top face of the joint part of the portion of the lead frame 40 to be the metal plate 43 is joined with the bottom face of the joint part of the metal plate 44 via the electro-conductive bonding material 81.
Next, in a process illustrated in FIG. 10, molding is carried out, and the sealing resin 50 is formed. Next, in a process illustrated in FIG. 11, the top face of the sealing resin 50 cut off, and thus, the top faces of the metal plates 44 and 45 are exposed from the sealing resin 50. Next, in a process illustrated in FIG. 12, the lead frame 40 is cut at predetermined positions, and thus, the metal plates 41 through 43, the high-potential-side power supply terminal 41 a, the low-potential-side power supply terminal 42 a, the output terminal 43 a, the hanging lead terminals 41 b and 43 b, and the control electrode terminals 46 and 47 are produced. Thus, the semiconductor device 1, illustrated in FIG. 2 and so forth, is completed.
In the process illustrated in FIG. 9, there may be a case where the joint part 42 j and the joint part 45 j are not parallel, as illustrated in FIG. 13. This is because, as a result of the portion of the lead frame 40 to be the metal plate 42 has a cantilever structure (i.e., as a result of only one end being connected with the lead frame 40), a variation in the inclination of the joint part 42 j is large.
If the upper portion of the front end K of the joint part 42 j does not overlap with the groove 45 x in plan view, an area N occurs where no portion of the bonding material 81 is present when, as illustrated in FIG. 13, the joint part 42 j is inclined and comes into contact with the joint part 45 j. As a result, it is not possible to join the joint part 42 j with the joint part 45 j throughout the joint area M. Also, almost none of the bonding material 81 is present, and no filet is formed, near the upper portion of the front end K (in FIG. 13, on the right side of the upper portion of the front end K).
As a result, it is difficult to firmly join the joint part 42 j with the joint part 45 j, and it is not possible to ensure the durability of a joining part (the bonding material 81 that joins the joint part 42 j with the joint part 45 j). For example, if a crack occurs in the bonding material 81, the crack starts from an end of the bonding material 81. Therefore, if almost none of the bonding material 81 is present near the upper portion of the front end K (in FIG. 13, on the right side of the upper portion of the front end K), a crack may be likely to occur there.
According to the present embodiment, in a zone where the bottom face of the joint part 45 j faces the top face of the joint part 42 j, a groove 45 x that is a bonding-material-thickness ensuring means for ensuring the thickness of the bonding material 81 between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j is formed.
As a result of the upper portion of the front end K of the joint part 42 j overlapping with the groove 45 x in plan view, even if, as illustrated in FIG. 14, the joint part 42 j is inclined and comes into contact with the joint part 45 j, the upper portion of the front end K is joined with the joint part 45 j in the groove 45 x. Thereby, it is possible to join the joint part 42 j with the joint part 45 j throughout the joint area M. Also near the upper portion of the front end K, the bonding material 81 can be ensured to have a predetermined thickness. Also, a fillet is formed between the upper portion of the front end K and the inner wall of the groove 45 x.
Also, because the upper portion of the rear end L of the joint part 42 j overlaps with the groove 45 x in plan view, the bonding material 81 can be ensured to have a predetermined thickness also near the upper portion of the rear end L. Also, a fillet is formed between the upper portion of the rear end L and the inner wall of the groove 45 x.
As a result of these states, it is possible to firmly join the joint part 42 j with the joint part 45 j. For example, if the semiconductor device 1 is placed in a low-temperature environment and a high-temperature environment repetitiously, it is possible to reduce a likelihood of degradation (for example, an occurrence of a crack) in the joining part (the bonding material 81 that joins the joint part 42 j with the joint part 45 j). Thus, it is possible to improve the connection reliability between the joint part 42 j and the joint part 45 j.
Note that, in the structure according to the present embodiment, no problem occurs even if the bonding material 81 overflows the groove 45 x. As can be seen from FIG. 4, the spacer 62 is present between the metal plate 45 and the diode 32, and the bonding material that joins the diode 32 to the metal plate 43 does not lie in the same plane as the bonding material 81. Therefore, even if the bonding material 81 overflows the groove 45 x, the diode 32 is not affected. Because the metal plates 42 and 45 have the same electric potential as that of the spacer 62, even if the bonding material 81 adheres the spacer 62, no problem occurs.
<First Variant of First Embodiment>
A metal film that has wettability for the bonding material 81 better than that of the metal plate 42 may be formed on the bottom face of the joint part 45 j including the inner wall of the groove 45 x. For example, if the metal plate 42 is made of copper, a gold film having the wettability for the bonding material 81 better than that of copper can be used as the metal film. The gold film can be formed using, for example, a plating method. It is also possible to install a nickel film, a palladium film, or the like, under the gold film.
By thus forming the metal film that has wettability for the bonding material 81 better than that of the metal plate 42 on the bottom face of the joint part 45 j including the inner wall of the groove 45 x, the bonding material 81 more easily gathers into the groove 45 x. Therefore, the bonding material 81 in the groove 45 x is more likely to be ensured to have a predetermined thickness. As a result, the connection reliability between the joint part 42 j and the joint part 45 j can be further improved.
<Second Variant of First Embodiment>
FIG. 15 illustrates a state where one of joint parts is inclined in the semiconductor device according to a second variant of the first embodiment. According to the semiconductor device in the second variant of the first embodiment, a projection 45 y is formed from the joint part 45 j instead of the groove 45 x. The projection 45 y can be formed, for example, from the bottom face of the joint part 45 j to have a ring shape.
The upper portion of the front end K of the joint part 42 j is fixed via the bonding material 81 nearer the outer edge of the bottom face of the joint part 45 j than the area where the projection 45 y is formed in plan view. The width of the projection 45 y can be, for example, on the order of 400 through 600 μm. The height of the projection 45 y can be, for example, on the order of 200 through 300 μm.
Thus, according to the present embodiment, the projection 45 y that is a bonding-material-thickness ensuring means for ensuring the thickness of the bonding material 81 between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j is formed in a zone where the bottom face of the joint part 45 j faces the top face of the joint part 42 j.
Because the upper portion of the front end K of the joint part 42 j is placed nearer the outer edge of the bottom face of the joint part 45 j than the area where the projection 45 y is formed in plan view, the upper portion of the front end K is joined with the joint part 45 j outside the projection 45 y, even if, as shown in FIG. 15, the joint part 42 j is inclined and comes into contact with the joint part 45 j. Thereby, the joint part 42 j can be joined with the joint part 45 j throughout the joint area M. Also, near the upper portion of the front end K, the bonding material 81 can be ensured to have a predetermined thickness. Also, a fillet is formed between the upper portion of the front end K and the bottom face of the joint part 45 j.
Also, because the upper portion of the rear end L of the joint part 42 j is placed nearer the outer edge of the bottom face of the joint part 45 j than an area where the projection 45 y is formed in plan view, the bonding material 81 can be ensured to have a predetermined thickness also near the upper portion of the rear end L. Also, a fillet is formed between the upper portion of the rear end L and the bottom face of the joint part 45 j.
Thereby, in addition to the advantageous effects of the first embodiment, the following advantageous effects are acquired. That is, even if the joint part 42 j is approximately parallel to the joint part 45 j, a space greater than or equal to the height of the projection 45 y is ensured between the joint part 42 j and the joint part 45 j, and is filled with the bonding material 81. As a result, it is possible to cause the thickness of the bonding material 81 to be at any time greater than or equal to an approximately certain value.
Also, in the same manner as the first variant of the first embodiment, it is more suitable to form a metal film that has wettability for the bonding material 81 better than that of the metal plate 42 on the bottom face of the joint part 45 j including the outer walls of the projection 45 y. Note that, instead of forming the projection 45 y from the bottom face of the joint part 45 j of the metal plate 45, it is possible to acquire similar advantageous effects also by forming a projection from the top face of the joint part 42 j of the metal plate 42.
<Third Variant of First Embodiment>
FIG. 16 illustrates a state where one of joint parts is inclined in the semiconductor device according to a third variant of the first embodiment. FIG. 17 illustrates a state where the one of the joint parts is not inclined in the semiconductor device according to the third variant of the first embodiment.
In the semiconductor device according to the third variant of the first embodiment, the bottom face of the joint part 45 j is flat, and none of grooves and projections is formed there. Instead, the bonding material 81 contains many metal balls 85. In other words, in the bonding material 81, the many metal balls 85 are dispersed. As the metal balls 85, nickel balls each having, for example, a diameter on the order of 40 through 100 μm, or the like, can be used. However, the metal balls 85 need not be perfect spheres.
As a result of the bonding material 81 containing many metal balls 85, even if, as shown in FIG. 16, the joint part 42 j is inclined, the joint part 42 j does not come into contact with the joint part 45 j, and a space on the order of the diameters of the metal balls 85 is ensured. The space is filled with the bonding material 81. Also, even if, as shown in FIG. 17, the joint part 42 j is approximately parallel to the joint part 45 j, the joint part 42 j does not come into contact with the joint part 45 j, and a space on the order of the diameters of the metal balls 85 is ensured. The space is filled with the bonding material 81.
That is, in any one of the cases of FIGS. 16 and 17, the metal balls 85 ensure a space between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j, and the space is filled with the bonding material 81. Also, the metal balls 85 ensure a space between the upper portion of the rear end L of the joint part 42 j and the bottom face of the joint part 45 j, and the space is filled with the bonding material 81. Also, a fillet is formed between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45, and between the upper portion of the rear end L of the joint part 42 j and the bottom face of the joint part 45 j.
Thus, according to the present embodiment, in a zone where the bottom face of the joint part 45 j faces the top face of the joint part 42 j, metal balls 85 (that are present in a state of being dispersed in the bonding material 81) that are a bonding-material-thickness ensuring means for ensuring the thickness of the bonding material 81 between the upper portion of the front end K of the joint part 42 j and the bottom face of the joint part 45 j are provided.
Thereby, in addition to the advantageous effects of the first embodiment, the following advantageous effects are acquired. That is, even if the joint part 42 j is approximately parallel to the joint part 45 j, it is possible to cause the thickness of the bonding material 81 to be at any time greater than or equal to an approximately certain value, because a space greater than or equal to the diameters of the metal balls 85 is ensured between the joint part 42 j and the joint part 45 j, and the space is filled with the bonding material 81. Also, wettability of the bonding material 81 is satisfactory around the metal balls 35. Thereby, it is possible to further improve connection reliability between the joint part 42 j and the joint part 45 j.
Also, in the same way as that of the first variant of the first embodiment, it is more suitable to form a metal film that has wettability for the bonding material 81 better than the metal plate 42 on the bottom face of the joint part 45 j.
Thus, the preferred embodiment and the variants thereof have been described in detail. However, embodiments are not limited to the above-described embodiment and the variants thereof, and various changes and replacements can be made on the above-described embodiment and the variants thereof, without departing from the claimed scope.
For example, for the above-mentioned embodiment, the semiconductor device where the plurality of semiconductor elements (IGBTs and the diode) are arranged longitudinally and laterally has been illustrated. However, the present invention may be applied to, for example, a semiconductor device where two semiconductor elements into each of which an IGBT and a diode are integrated are arranged, or the like. Further, it is also possible to apply the present invention to, for example, a semiconductor device that has a single semiconductor element into which a IGBT and a diode are integrated.
Also, the above-described embodiment and variants thereof may be appropriately combined.
The present international application is based on and claims the benefit of the priority of Japanese patent application No. 2014-046595, dated Mar. 10, 2014, and the entire contents of Japanese patent application No. 2014-046595 are hereby incorporated herein by reference.
DESCRIPTION OF REFERENCE SIGNS
  • 1 a semiconductor device
  • 10, 20 IGBTs
  • 11, 21 collector electrodes
  • 12, 22 emitter electrodes
  • 13, 23 gate electrodes
  • 31, 32 diodes
  • 40 a lead frame
  • 41 a a high-potential-side power supply terminal
  • 41 b, 43 b hanging lead terminals
  • 41, 42, 43, 44, 45 metal plates
  • 42 a a low-potential-side power supply terminal
  • 42 j, 45 j joint parts
  • 42 x, 45 x grooves
  • 43 a an output terminal
  • 45 y a projection
  • 46, 47 control electrode terminals
  • 50 a sealing resin
  • 61, 62 spacer
  • 81 a bonding material
  • 85 a metal ball

Claims (12)

The invention claimed is:
1. A semiconductor device comprising:
a first semiconductor element;
a second semiconductor element;
a first plate-like part that is made of an electric conductor, is electrically connected to a top-face-side electrode of the first semiconductor element, and includes a first joint part that projects from a side face of the first plate-like part;
a second plate-like part that is made of an electric conductor, and includes a second joint part that projects from a side face of the second plate-like part;
a third plate-like part that is made of an electric conductor, is electrically connected to a top-face-side electrode of the second semiconductor element, and includes a third joint part that projects from a side face of the third plate-like part; and
a fourth plate-like part that is made of an electric conductor, and includes a fourth joint part that projects from a side face of the fourth plate-like part,
wherein
a bottom face of the first joint part and a top face of the second joint part face one another, and are electrically connected via a first electro-conductive bonding material,
a bonding-material-thickness ensuring part is provided in a zone where the bottom face of the first joint part and the top face of the second joint part face one another to ensure a thickness of the first electro-conductive bonding material between an upper portion of a front end of the second joint part and the bottom face of the first joint part, and
the third joint part and the fourth joint part are directly electrically connected via a second electro-conductive bonding material.
2. The semiconductor device as claimed in claim 1, wherein
the bonding-material-thickness ensuring part is a groove formed from the bottom face of the first joint part, and
the upper portion of the front end of the second joint part is fixed via the first electro-conductive bonding material at a position overlapping with the groove in plan view.
3. The semiconductor device as claimed in claim 1, wherein
the bonding-material-thickness ensuring part is a projection formed from the bottom face of the first joint part, and
the upper portion of the front end of the second joint part is fixed via the first electro-conductive bonding material nearer an outer edge of the bottom face of the first joint part than the projection.
4. The semiconductor device as claimed in claim 1, wherein
the bonding-material-thickness ensuring part is a metal ball contained in the first electro-conductive bonding material, and
the metal ball ensures a space between the upper portion of the front end of the second joint part and the bottom face of the first joint part, and the space is filled with the first electro-conductive bonding material.
5. The semiconductor device as claimed in claim 2, wherein
the groove is formed to have a ring shape.
6. The semiconductor device as claimed in claim 1, wherein
a metal block is placed between a bottom face of the first plate-like part and the top-face-side electrode of the first semiconductor element.
7. The semiconductor device as claimed in claim 1, wherein
the bonding-material-thickness ensuring part includes a groove having a semicircular sectional shape.
8. The semiconductor device as claimed in claim 1, wherein
the bonding-material-thickness ensuring part is a first bonding-material-thickness ensuring part,
a bottom face of the third joint part and a top face of the fourth joint part face one another, and are electrically connected via the second electro-conductive bonding material, and
a second bonding-material-thickness ensuring part is provided in a zone where the bottom face of the third joint part and the top face of the fourth joint part face one another to ensure a thickness of the second electro-conductive bonding material between an upper portion of a front end of the fourth joint part and the bottom face of the third joint part.
9. The semiconductor device as claimed in claim 1, wherein
the second plate-like part has a low-potential-side power supply terminal of the semiconductor device, and
the fourth plate-like part has an output terminal of the semiconductor device.
10. The semiconductor device as claimed in claim 1, wherein
the first joint part projects from the side face of the first plate-like part in a first direction, and
the second joint part projects from the side face of the second plate-like part in a second direction perpendicular to the first direction.
11. A semiconductor device comprising:
a semiconductor element;
a first plate-like part that is made of an electric conductor, is electrically connected to a top-face-side electrode of the semiconductor element, and includes a first joint part that projects from a side face of the first plate-like part; and
a second plate-like part that is made of an electric conductor, and includes a second joint part that projects from a side face of the second plate-like part,
wherein
a bottom face of the first joint part and a top face of the second joint part face one another, and are electrically connected via an electro-conductive bonding material,
a bonding-material-thickness ensuring part is provided in a zone where the bottom face of the first joint part and the top face of the second joint part face one another to ensure a thickness of the electro-conductive bonding material between an upper portion of a front end of the second joint part and the bottom face of the first joint part,
the bonding-material-thickness ensuring part is a groove formed from the bottom face of the first joint part,
the upper portion of the front end of the second joint part is fixed via the bonding material at a position overlapping with the groove in plan view,
the groove is formed to have a ring shape,
a top face of the second joint part is a projection, and
an upper portion of a front end of the projection and an upper portion of a rear end of the projection are fixed via the bonding material at positions overlapping with the groove in plan view.
12. A semiconductor device comprising:
a first semiconductor element;
a second semiconductor element;
a first plate-like part that is made of an electric conductor, is electrically connected to a top-face-side electrode of the first semiconductor element, and includes a first joint part that projects from a side face of the first plate-like part;
a second plate-like part that is made of an electric conductor, and includes a second joint part that projects from a side face of the second plate-like part;
a third plate-like part that is made of an electric conductor, is electrically connected to a top-face-side electrode of the second semiconductor element, and includes a third joint part that projects from a side face of the third plate-like part; and
a fourth plate-like part that is made of an electric conductor, and includes a fourth joint part that projects from a side face of the fourth plate-like part,
wherein
a bottom face of the first joint part and a top face of the second joint part face one another, and are electrically connected via an electro-conductive bonding material,
a bonding-material-thickness ensuring part is provided in a zone where the bottom face of the first joint part and the top face of the second joint part face one another to ensure a thickness of the electro-conductive bonding material between an upper portion of a front end of the second joint part and the bottom face of the first joint part, and
the second plate-like part is not electrically connected to a bottom-face-side electrode of the second semiconductor element.
US15/123,794 2014-03-10 2015-01-15 Semiconductor device Active US10103090B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2014046595A JP6294110B2 (en) 2014-03-10 2014-03-10 Semiconductor device
JP2014-046595 2014-03-10
PCT/JP2015/050894 WO2015136968A1 (en) 2014-03-10 2015-01-15 Semiconductor device

Publications (2)

Publication Number Publication Date
US20170018484A1 US20170018484A1 (en) 2017-01-19
US10103090B2 true US10103090B2 (en) 2018-10-16

Family

ID=54071422

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/123,794 Active US10103090B2 (en) 2014-03-10 2015-01-15 Semiconductor device

Country Status (6)

Country Link
US (1) US10103090B2 (en)
EP (1) EP3118896B1 (en)
JP (1) JP6294110B2 (en)
CN (1) CN106062950B (en)
TW (1) TW201539690A (en)
WO (1) WO2015136968A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10304777B2 (en) * 2016-11-09 2019-05-28 Toyota Jidosha Kabushiki Kaisha Semiconductor device having a plurality of semiconductor modules connected by a connection component

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6221542B2 (en) * 2013-09-16 2017-11-01 株式会社デンソー Semiconductor device
JP6409733B2 (en) * 2015-10-16 2018-10-24 トヨタ自動車株式会社 Semiconductor device
JP6730450B2 (en) * 2016-12-06 2020-07-29 株式会社東芝 Semiconductor device
JP6512231B2 (en) 2017-01-27 2019-05-15 トヨタ自動車株式会社 Semiconductor device
JP6346717B1 (en) * 2017-02-20 2018-06-20 新電元工業株式会社 Electronic device and connector
JP6586970B2 (en) 2017-03-09 2019-10-09 トヨタ自動車株式会社 Semiconductor device
JP7043225B2 (en) * 2017-11-08 2022-03-29 株式会社東芝 Semiconductor device
KR102048478B1 (en) * 2018-03-20 2019-11-25 엘지전자 주식회사 Power module of double-faced cooling and method for manufacturing thereof
JP6969501B2 (en) * 2018-05-28 2021-11-24 株式会社デンソー Semiconductor device
US11482476B2 (en) 2018-09-05 2022-10-25 Hitachi Astemo, Ltd. Power semiconductor device with an element installation conductor
JP7077893B2 (en) * 2018-09-21 2022-05-31 株式会社デンソー Semiconductor device
JP7107199B2 (en) * 2018-12-07 2022-07-27 株式会社デンソー semiconductor equipment
JP7120083B2 (en) 2019-03-06 2022-08-17 株式会社デンソー semiconductor equipment
JP7167907B2 (en) * 2019-12-12 2022-11-09 株式会社デンソー semiconductor equipment

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050093131A1 (en) * 2003-10-29 2005-05-05 Yoshimi Nakase Semiconductor device having metal plates and semiconductor chip
JP2008166626A (en) 2006-12-29 2008-07-17 Denso Corp Semiconductor device
JP4403665B2 (en) 2001-03-14 2010-01-27 三菱電機株式会社 Semiconductor device
JP2012235081A (en) 2011-04-19 2012-11-29 Toyota Motor Corp Semiconductor device and manufacturing method of the same
JP2013016623A (en) 2011-07-04 2013-01-24 Denso Corp Semiconductor device
JP2013149684A (en) 2012-01-17 2013-08-01 Denso Corp Semiconductor device and method for manufacturing the same
JP2014154736A (en) 2013-02-11 2014-08-25 Denso Corp Semiconductor device
US20140264819A1 (en) * 2013-03-14 2014-09-18 Toyota Jidosha Kabushiki Kaisha Semiconductor device and manufacturing method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6001473B2 (en) * 2013-02-12 2016-10-05 トヨタ自動車株式会社 Manufacturing method of semiconductor device
JP6065744B2 (en) * 2013-05-20 2017-01-25 株式会社デンソー Semiconductor module

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4403665B2 (en) 2001-03-14 2010-01-27 三菱電機株式会社 Semiconductor device
US20050093131A1 (en) * 2003-10-29 2005-05-05 Yoshimi Nakase Semiconductor device having metal plates and semiconductor chip
JP2005136018A (en) 2003-10-29 2005-05-26 Denso Corp Semiconductor device
CN100343987C (en) 2003-10-29 2007-10-17 株式会社电装 Semiconductor device having metal plates and semiconductor chip
JP2008166626A (en) 2006-12-29 2008-07-17 Denso Corp Semiconductor device
US20140035112A1 (en) * 2011-04-19 2014-02-06 Denso Corporation Semiconductor device and manufacturing method thereof
CN103493197A (en) 2011-04-19 2014-01-01 丰田自动车株式会社 Semiconductor device and manufacturing method thereof
JP2012235081A (en) 2011-04-19 2012-11-29 Toyota Motor Corp Semiconductor device and manufacturing method of the same
JP5947537B2 (en) 2011-04-19 2016-07-06 トヨタ自動車株式会社 Semiconductor device and manufacturing method thereof
JP2013016623A (en) 2011-07-04 2013-01-24 Denso Corp Semiconductor device
JP5488541B2 (en) 2011-07-04 2014-05-14 株式会社デンソー Semiconductor device
JP2013149684A (en) 2012-01-17 2013-08-01 Denso Corp Semiconductor device and method for manufacturing the same
JP2014154736A (en) 2013-02-11 2014-08-25 Denso Corp Semiconductor device
US20140264819A1 (en) * 2013-03-14 2014-09-18 Toyota Jidosha Kabushiki Kaisha Semiconductor device and manufacturing method thereof
JP2014179443A (en) 2013-03-14 2014-09-25 Denso Corp Semiconductor device and manufacturing method of the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10304777B2 (en) * 2016-11-09 2019-05-28 Toyota Jidosha Kabushiki Kaisha Semiconductor device having a plurality of semiconductor modules connected by a connection component

Also Published As

Publication number Publication date
JP6294110B2 (en) 2018-03-14
EP3118896A4 (en) 2017-03-15
WO2015136968A1 (en) 2015-09-17
EP3118896B1 (en) 2021-03-03
CN106062950A (en) 2016-10-26
EP3118896A8 (en) 2017-03-08
TWI562310B (en) 2016-12-11
TW201539690A (en) 2015-10-16
CN106062950B (en) 2019-05-28
US20170018484A1 (en) 2017-01-19
EP3118896A1 (en) 2017-01-18
JP2015170810A (en) 2015-09-28

Similar Documents

Publication Publication Date Title
US10103090B2 (en) Semiconductor device
US9224662B2 (en) Semiconductor apparatus
US9312211B2 (en) Semiconductor device and manufacturing method thereof
US9240371B2 (en) Semiconductor module, semiconductor device having semiconductor module, and method of manufacturing semiconductor module
US9418918B2 (en) Lead for connection to a semiconductor device
US9502327B2 (en) Semiconductor device and method for manufacturing the same
CN103503132A (en) Semiconductor device
US20190035770A1 (en) Semiconductor device and semiconductor element
US9059153B2 (en) Semiconductor device
US9076782B2 (en) Semiconductor device and method of manufacturing same
JP2016092233A (en) Semiconductor device
JP6001473B2 (en) Manufacturing method of semiconductor device
JP2014154779A (en) Semiconductor device
JP6898203B2 (en) Power semiconductor module
US20210043598A1 (en) Semiconductor device
CN111293095A (en) Semiconductor device and method for manufacturing the same
JP2012089563A (en) Semiconductor module
KR20170068271A (en) Power module
JP6772673B2 (en) Manufacturing method of semiconductor devices
JP2014187080A (en) Semiconductor element, semiconductor device and composite module
JP6316221B2 (en) Semiconductor device
JP2020167287A (en) Semiconductor device
JP2016111255A (en) Semiconductor device manufacturing method
JP2019071319A (en) Semiconductor device
US20140264952A1 (en) Supplementing wire bonds

Legal Events

Date Code Title Description
AS Assignment

Owner name: DENSO CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KADOGUCHI, TAKUYA;HIRANO, TAKAHIRO;KAWASHIMA, TAKANORI;AND OTHERS;SIGNING DATES FROM 20160722 TO 20160822;REEL/FRAME:039638/0096

Owner name: TOYOTA JIDOSHA KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KADOGUCHI, TAKUYA;HIRANO, TAKAHIRO;KAWASHIMA, TAKANORI;AND OTHERS;SIGNING DATES FROM 20160722 TO 20160822;REEL/FRAME:039638/0096

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4