Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Игорь Васильевич Одноралов, Екатерина Сергеевна Козелкова, Валерий Владимирович Гавриленко, Александр Васильевич ШульгаfiledCriticalИгорь Васильевич Одноралов
Priority to UAU201302232UpriorityCriticalpatent/UA82300U/en
Publication of UA82300UpublicationCriticalpatent/UA82300U/en
Compression, Expansion, Code Conversion, And Decoders
(AREA)
Abstract
A device for control of parallel binary code pairing comprises a register, and OR gate and two AND gates, wherein a device information input are connected to register inputs. The device additionally comprises a modulo 2 adder. Outputs of register bits are connected to corresponding inputs of the modulo 2 adder and OR gate. Output of the modulo 2 adder is connected to first inputs of AND gates. Output of OR gate is connected to second inputs of AND gates which outputs are device outputs. First input of second AND gate is a complemented one.
UAU201302232U2013-02-222013-02-22Device for control of parallel binary code pairing
UA82300U
(en)