UA101819U - Module for the realization of standard logical formulae - Google Patents
Module for the realization of standard logical formulaeInfo
- Publication number
- UA101819U UA101819U UAU201504828U UAU201504828U UA101819U UA 101819 U UA101819 U UA 101819U UA U201504828 U UAU201504828 U UA U201504828U UA U201504828 U UAU201504828 U UA U201504828U UA 101819 U UA101819 U UA 101819U
- Authority
- UA
- Ukraine
- Prior art keywords
- gate
- module
- output
- inputs
- inequivalence
- Prior art date
Links
Landscapes
- Hardware Redundancy (AREA)
- Logic Circuits (AREA)
Abstract
A module for the realization of standard logical formulae comprises five module inputs, module output, two AND gates, OR gate, inequivalence gate, majority decision element. First and second module inputs are connected to inputs of first AND gate and inputs of first inequivalence gate, third, fourth and fifth module inputs are connected to inputs of majority decision element. Output of first inequivalence gate and output of majority decision element are connected to inputs of second AND gate, which outputs are connected to first input of OR gate, output of first AND gate is connected to second input of OR gate. The module comprises sixth module input and second inequivalence gate, and output of OR gate is connected to first input of second inequivalence gate, sixth input is connected to second input of second inequivalence gate, which output is connected to module output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
UAU201504828U UA101819U (en) | 2015-05-18 | 2015-05-18 | Module for the realization of standard logical formulae |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
UAU201504828U UA101819U (en) | 2015-05-18 | 2015-05-18 | Module for the realization of standard logical formulae |
Publications (1)
Publication Number | Publication Date |
---|---|
UA101819U true UA101819U (en) | 2015-09-25 |
Family
ID=54773129
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
UAU201504828U UA101819U (en) | 2015-05-18 | 2015-05-18 | Module for the realization of standard logical formulae |
Country Status (1)
Country | Link |
---|---|
UA (1) | UA101819U (en) |
-
2015
- 2015-05-18 UA UAU201504828U patent/UA101819U/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK3280728T3 (en) | ALK7: ACTRIIB HETEROMULTIMER AND ITS APPLICATIONS | |
BR112018007356A2 (en) | methods of producing fucosylated and non-fucosylated forms of a protein | |
MY177755A (en) | Double-action door | |
GB2550778A (en) | Mismatch and noise insensitive STT MRAM | |
EP3314514A4 (en) | Protecting basic input/output (bios) code | |
EP3338194A4 (en) | Multichannel input/output virtualization | |
EP3585592C0 (en) | Homogenisation of the energy input | |
EP3507803A4 (en) | Memory component with input/output data rate alignment | |
TR201905236T4 (en) | Adhesives with low VOC and fogging values. | |
GB201706690D0 (en) | Multi-Path digitation based on input signal fidelity and output requirements | |
RU2013134089A (en) | LOGIC MODULE | |
EP3358855A4 (en) | Ultrasonic input/output element | |
EP3323091A4 (en) | Self-organizing logic gates and circuits and complex problem solving with self-organizing circuits | |
EP3414669A4 (en) | Distributed input/output virtualization | |
FI11890U1 (en) | POINT TYPE INPUT | |
EP3087454A4 (en) | Input output data alignment | |
EP3284089A4 (en) | Low power and high speed sense amplifier latch with low power rail-to-rail input common mode range | |
UA101819U (en) | Module for the realization of standard logical formulae | |
EP3500938A4 (en) | Input/output hub | |
UA82223U (en) | Device for control of parallel binary code pairing | |
UA82300U (en) | Device for control of parallel binary code pairing | |
UA101818U (en) | Multifunction module | |
UA115841U (en) | MULTIFUNCTIONAL MODULE | |
UA97174U (en) | C-negatron on logical inverters | |
UA99193U (en) | Shaper of periodic sequence of two-pulse CODE SERIES with programmable time parameters |