Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Игорь Васильевич Одноралов, Екатерина Сергеевна Козелкова, Валерий Владимирович Гавриленко, Александр Васильевич ШульгаfiledCriticalИгорь Васильевич Одноралов
Priority to UAU201301711UpriorityCriticalpatent/UA82223U/en
Publication of UA82223UpublicationCriticalpatent/UA82223U/en
A device for control of parallel binary code pairing comprises input register, decoder and OR gate, wherein input of input register is a device data input, output of input register is connected to device data input. The device additionally comprises second OR gate, and decoder outputs are connected to inputs of corresponding OR gates which outputs are device outputs.
UAU201301711U2013-02-132013-02-13Device for control of parallel binary code pairing
UA82223U
(en)