TWI833887B - 具有閘極接點之自對準閘極端蓋(sage)架構 - Google Patents
具有閘極接點之自對準閘極端蓋(sage)架構 Download PDFInfo
- Publication number
- TWI833887B TWI833887B TW109102991A TW109102991A TWI833887B TW I833887 B TWI833887 B TW I833887B TW 109102991 A TW109102991 A TW 109102991A TW 109102991 A TW109102991 A TW 109102991A TW I833887 B TWI833887 B TW I833887B
- Authority
- TW
- Taiwan
- Prior art keywords
- gate
- contact
- integrated circuit
- trench
- end cap
- Prior art date
Links
- 235000002020 sage Nutrition 0.000 title 1
- 239000004065 semiconductor Substances 0.000 claims abstract description 92
- 238000002955 isolation Methods 0.000 claims abstract description 90
- 239000000758 substrate Substances 0.000 claims description 62
- 238000004891 communication Methods 0.000 claims description 18
- 230000015654 memory Effects 0.000 claims description 13
- 238000000034 method Methods 0.000 abstract description 63
- 239000010410 layer Substances 0.000 description 102
- 229910052751 metal Inorganic materials 0.000 description 58
- 239000002184 metal Substances 0.000 description 58
- 230000008569 process Effects 0.000 description 50
- 239000000463 material Substances 0.000 description 46
- 238000004519 manufacturing process Methods 0.000 description 31
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 21
- 229910052710 silicon Inorganic materials 0.000 description 20
- 239000010703 silicon Substances 0.000 description 20
- 125000006850 spacer group Chemical group 0.000 description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 17
- 238000012545 processing Methods 0.000 description 17
- 238000000059 patterning Methods 0.000 description 16
- 239000003989 dielectric material Substances 0.000 description 15
- 238000013459 approach Methods 0.000 description 14
- 238000001459 lithography Methods 0.000 description 13
- 229910000679 solder Inorganic materials 0.000 description 13
- 229910052581 Si3N4 Inorganic materials 0.000 description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 12
- 238000004806 packaging method and process Methods 0.000 description 11
- 230000001965 increasing effect Effects 0.000 description 10
- 239000011229 interlayer Substances 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 8
- 230000006870 function Effects 0.000 description 8
- 150000002739 metals Chemical class 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 235000012239 silicon dioxide Nutrition 0.000 description 8
- 230000004888 barrier function Effects 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 7
- 238000011112 process operation Methods 0.000 description 7
- 238000009413 insulation Methods 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 229910052735 hafnium Inorganic materials 0.000 description 5
- 238000004377 microelectronic Methods 0.000 description 5
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 5
- 238000009966 trimming Methods 0.000 description 5
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- 239000006117 anti-reflective coating Substances 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 229910052732 germanium Inorganic materials 0.000 description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 4
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 230000000873 masking effect Effects 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 238000011282 treatment Methods 0.000 description 4
- 238000001039 wet etching Methods 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 239000000919 ceramic Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 239000002070 nanowire Substances 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 229910052763 palladium Inorganic materials 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 229910052707 ruthenium Inorganic materials 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 229910052726 zirconium Inorganic materials 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 229910000951 Aluminide Inorganic materials 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 241000948258 Gila Species 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- 241001130469 Tila Species 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910026551 ZrC Inorganic materials 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- OTCHGXYCWNXDOA-UHFFFAOYSA-N [C].[Zr] Chemical compound [C].[Zr] OTCHGXYCWNXDOA-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 1
- CAVCGVPGBKGDTG-UHFFFAOYSA-N alumanylidynemethyl(alumanylidynemethylalumanylidenemethylidene)alumane Chemical compound [Al]#C[Al]=C=[Al]C#[Al] CAVCGVPGBKGDTG-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- -1 but not limited to Substances 0.000 description 1
- 239000003575 carbonaceous material Substances 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 239000013013 elastic material Substances 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 239000011152 fibreglass Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000008187 granular material Substances 0.000 description 1
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000000671 immersion lithography Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- 239000011669 selenium Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L2029/7858—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET having contacts specially adapted to the FinFET geometry, e.g. wrap-around contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
描述具有閘極接點之自對準閘極端蓋(SAGE)架構、以及製造具有閘極接點之SAGE架構的方法。於一範例中,一種積體電路結構包括一閘極結構在一半導體鰭片上方。一閘極端蓋隔離結構係側面地相鄰並接觸該閘極結構。一溝槽接點結構是在該半導體鰭片上方,其中該閘極端蓋隔離結構係側面地相鄰並接觸該溝槽接點結構。一局部閘極至接點互連將該閘極結構電連接至該溝槽接點結構。
Description
本發明之實施例屬於積體電路結構及處理之領域;而特別地,屬於具有閘極接點之自對準閘極端蓋(SAGE)架構;及製造具有閘極接點之SAGE架構的方法。
於過去數十年,積體電路中之特徵的擴縮(scaling)已是不斷成長的半導體工業背後之驅動力。擴縮至越來越小的特徵致能了半導體晶片之有限表面上的功能性單元之增加的密度。例如,縮小電晶體尺寸容許在晶片上結合增加數目的記憶體或邏輯裝置,導致增加容量之產品的製造。然而,對於越來越多的容量之慾望並不是沒有問題的。將各裝置之性能最佳化的需求變得越來越重要。
於積體電路裝置之製造中,諸如三閘極電晶體之多閘極電晶體已隨著裝置尺寸持續縮小而變得更普遍。於傳統製程中,三閘極電晶體通常被製造於大塊矽基
材或矽絕緣體基材上。於某些例子中,大塊矽基材係由於其較低的成本以及因為其致能較不複雜的三閘極製程而為較佳的。
然而,多閘極電晶體之縮小不是無後果的。隨著微電子電路之這些基本建立區塊的尺寸減小且隨著既定區域中所製造之基本建立區塊的總數增加,對於用以圖案化這些建立區塊之微影製程的約束變得很困擾。特別地,在半導體堆疊中所圖案化之特徵的最小尺寸(關鍵尺寸)與此等特徵間的間隔之間可能會有所權衡。此外,對於在主動裝置之間包括被動特徵的約束已增加。
100:積體電路結構
101:半導體基材
102:半導體鰭片
103:溝槽隔離區
104:閘極電極
106:局部閘極接點
107:閘極側壁間隔物
108:第一接點部分
110:第二接點部分
112:自對準壁(SAW)特徵
112A:其他SAGE特徵
113:SAGE結構
114:接點插塞
116:閘極插塞
118:鰭片修整隔離結構
120:閘極絕緣蓋層
124:金屬線
126:導電通孔
128:插塞
130:電介質層
200:積體電路結構
201:半導體基材
202:半導體鰭片
203:溝槽隔離區
204:閘極電極
205:鰭片硬遮罩
206:局部閘極接點
206A:上較窄區
206B:下區
207:閘極側壁間隔物
208:第一接點部分
210:第二接點部分
212:自對準壁(SAW)特徵
212A:其他SAGE特徵
213:SAGE結構
214:接點插塞
216:閘極插塞
218:鰭片修整隔離結構
220:閘極絕緣層
222:上覆層間電介質(ILD)材料
224:金屬線
226:導電通孔
228:插塞
230:電介質層
250:局部閘極至接點互連
300:開始結構
301:基材
302:鰭片
303:淺溝槽隔離(STI)結構
304:閘極電極
305:硬遮罩
306:局部閘極接點
306A:上部分
306B:下部分
306C:上部分
306D:下部分
307:閘極側壁間隔物
307A:已凹陷間隔物
308:第一接點部分
310:第二接點部分
312:自對準壁(SAW)特徵
312B:其他SAGE特徵
313:SAGE結構
316:閘極插塞
318:鰭片修整隔離結構
320:閘極絕緣蓋層
350:局部閘極至接點互連
360:層間電介質材料區
362:第一圖案化遮罩
364:第二圖案化遮罩
366:開口
368:阻擋材料
370:接點插塞
372:已平坦化犧牲硬遮罩
374:已圖案化遮罩
376:開口
378:源極或汲極
380:已圖案化犧牲硬遮罩
400:佈局
402:第一積體電路結構
404:第二積體電路結構
406,408:半導體鰭片
410,412:閘極電極
414,416:溝槽接點(TCN)
418:端至端間隔
500:大塊半導體基材
502:鰭片
502A:第一半導體鰭片
502B:第二半導體鰭片
510:閘極電介質層
512:虛擬閘極層
514:隔離區
516:已圖案化虛擬閘極末端
518:箭號指示區
520:N型閘極電極
522:P型閘極電極
524:P/N接面
526:箭號指示區
540:局部互連
542:硬遮罩
600:大塊半導體基材
602:鰭片
602A:第一半導體鰭片
602B:第二半導體鰭片
604:硬遮罩層
606:墊氧化物層
610:閘極電介質層
612:虛擬間隔物
614:自對準隔離區
620:N型閘極電極
622:P型閘極電極
640:局部互連
642:硬遮罩
650:電介質插塞
700:計算裝置
702:主機板
704:處理器
706:通訊晶片
800:插入器
802:第一基材
804:第二基材
806:球柵陣列(BGA)
808:金屬互連
810:通孔
812:穿越矽通孔(TSV)
814:嵌入式裝置
900:行動計算平台
905:顯示螢幕
910:封裝級集成系統
911:控制器
913:電池
915:電力管理積體電路(PMIC)
920:延伸視圖
925:RF(無線)積體電路(RFIC)
960:電路板
977:封裝裝置
1000:設備
1002:晶粒
1004:金屬化墊
1006:封裝基材
1008:連接
1010:焊球
1012:下填材料
[圖1]繪示一包括自對準閘極端蓋(SAGE)架構之積體電路結構的橫斷面視圖。
[圖2]闡明一包括具有閘極接點之自對準閘極端蓋(SAGE)架構的積體電路結構之橫斷面視圖,依據本發明之實施例。
[圖3A-3I]繪示橫斷面視圖,其係表示一種製造一包括具有閘極接點之自對準閘極端蓋(SAGE)架構的積體電路結構之方法中的各個操作,依據本發明之實施例。
[圖4]繪示一佈局之平面視圖,該佈局包括其容納端至端間隔之鰭片為基的積體電路結構。
[圖5A-5D]繪示一種傳統finFET或三閘極製
程製造方案中之重要製程操作的橫斷面視圖。
[圖6A-6D]繪示一用於finFET或三閘極裝置之自對準閘極端蓋(SAGE)製程製造方案中的重要製程操作之橫斷面視圖,依據本發明之實施例。
[圖7]闡明一計算裝置,依據本發明之一實施方式。
[圖8]闡明其包括本發明之一或更多實施例的插入器。
[圖9]為一種行動計算平台之等角視圖,該行動計算平台係利用依據文中所述之一或更多製程所製造的IC或者包括文中所述之一或更多特徵,依據本發明之實施例。
[圖10]闡明一種倒裝晶片安裝的晶粒之橫斷面視圖,依據本發明之實施例。
描述具有閘極接點之自對準閘極端蓋(SAGE)架構、以及製造具有閘極接點之SAGE架構的方法。於下列描述中,提出多項特定細節,諸如特定集成及材料狀態,以提供本發明之實施例的透徹瞭解。熟悉此項技術人士將清楚本發明之實施例可被實行而無這些特定細節。於其他例子中,眾所周知的特徵(諸如積體電路設計佈局)未被詳細地描述,以免非必要地混淆本發明之實施例。再者,應理解其圖形中所示之各個實施例為說明性表
示且不一定依比例描繪。
某些術語亦可被用於以下描述中以僅供參考之目的,而因此不意欲為限制性的。例如,諸如「較高」、「較低」、「上方」、及「下方」係指稱該參考所應用之圖形中的方向。諸如「前」、「後」、「後方」、及「側面」等術語係描述參考之恆定(但任意)框內的組件之部分的定向及/或位置,其係藉由參考描述討論中組件之文字及相關圖形而變得清楚明白。此術語可包括以上所明確地提及之字語、其衍生詞、及類似含義的字語。
文中所述之實施例可針對前段製程(FEOL)半導體處理及結構。FEOL是積體電路(IC)製造之第一部分,其中個別裝置(例如,電晶體、電容、電阻,等等)被圖案化於半導體基材或層中。FEOL通常涵蓋直到(但不包括)金屬互連層之沈積的所有步驟。接續於最後FEOL操作後,其結果通常為具有隔離電晶體(例如,無任何佈線)之晶圓。
文中所述之實施例可針對後段製程(BEOL)半導體處理及結構。BEOL為IC製造之第二部分,其中個別裝置(例如,電晶體、電容、電阻,等等)係與晶圓上之佈線(例如,金屬化層或多層)互連。BEOL包括接點、絕緣層(電介質)、金屬階、及用於晶片至封裝連接之接合部位。於製造階段之BEOL中,接點(墊)、互連佈線、通孔及電介質結構被形成。針對現代IC製程,於BEOL中可加入多於10個金屬層。
以下所述之實施例可應用於FEOL處理及結構、BEOL處理及結構、或FEOL和BEOL處理及結構兩者。特別地,雖然範例處理方案可使用一種FEOL處理情境來闡述,但此等方式亦可應用於BEOL處理。同樣地,雖然範例處理方案可使用一種BEOL處理情境來闡述,但此等方式亦可應用於FEOL處理。
本發明之一或更多實施例係有關於積體電路結構或裝置,其具有該些積體電路結構或裝置之閘極電極的一或更多閘極端蓋結構(例如,當作閘極隔離區)。閘極端蓋結構可為形成在複數半導體鰭片之間且與該等複數半導體鰭片平行對準的自對準閘極端蓋(SAGE)壁。於一實施例中,描述用於SAGE架構之閘極接點的製造。於一實施例中,描述用於SAGE架構之局部閘極至溝槽接點互連的形成。
為了提供背景,邏輯裝置被積極地擴縮尺寸,產生了對於閘極和接點端蓋圖案化的製造及產量挑戰。今日最先進的製程係仰賴自對準閘極端蓋(SAGE)架構,其提供潛在的放置點給閘極或接點插塞。插塞圖案化涉及將孔蝕刻入犧牲硬遮罩或其他可蝕刻膜,並以絕緣材料填充所得的孔。大塊犧牲膜接著在金屬填充前被移除。局部互連係藉由製造金屬結構而被產生在其中沒有插塞之位置中,該金屬結構係於沒有閘極/接點插塞之下橫跨在SAGE壁上方。
隨著邏輯裝置之超擴縮,用以安排針對功能
性所需之所有互連的晶片上表面是極缺的,導致更大的覆蓋區,其於是消耗擴縮容限或者需要更多金屬層之加入而造成增加的電容並導致切換延遲及較低的頻率。再者,多重遮罩圖案化解決方案亦產生製程集成挑戰及缺陷,由於引入了大量的製程操作,其因而導致減少的產量。文中所述之實施例可被實施處理在超大尺度製程科技中與添加額外閘極至接點局部互連相關的問題。
當作比較範例,圖1繪示一包括自對準閘極端蓋(SAGE)架構之積體電路結構的橫斷面視圖。表示「垂直於閘極」視圖之橫斷面視圖是在圖1之左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在圖1之右手邊。應理解:在左手邊上之配置不代表通過該鰭片之平切,而是顯示當在沿著單一鰭片所取之透視圖中觀察時可見的結構。
參考圖1,積體電路結構100包括半導體鰭片102,其係突出自半導體基材101並通過溝槽隔離區103。鰭片102上方之閘極結構包括閘極電極104及閘極電極104上之局部閘極接點106。閘極側壁間隔物107亦可被包括。溝槽接點結構可包括第一接點部分108及第二接點部分110、或僅第二接點部分110(其兩者之範例均被闡述)。SAGE架構包括SAGE結構113上之自對準壁(SAW)特徵112或者其他SAGE特徵112A或112B。接點插塞114是在SAW特徵112之第一部分上,而閘極插塞116是在SAW特徵112之第二部分上。鰭片修整隔離結構118將鰭片102隔離成兩
個不同部分。閘極絕緣蓋層120或其他電介質層130可被包括在上述結構上方。上覆層間電介質(ILD)材料122包括金屬線124在其中。金屬線124之數個可具有相關的導電通孔126。單一金屬線126可包括插塞128在其中以隔離單一金屬線126之兩個不同部分。
再次參考圖1,局部閘極至接點互連可藉由從金屬線124排除插塞128來製造。因此,閘極至接點(例如,溝槽接點)互連係藉由以下方式來獲得:透過相關導電通孔126之金屬線124以有效地結合閘極電極之局部閘極接點部分106與溝槽接點之第二接點部分110。因此,局部閘極至接點互連通常被獲得在BEOL層(諸如金屬0或甚至金屬1層)中。
相比於圖1之結構,文中所述之一或更多實施例係涉及使用一垂直於閘極或接點之絕緣材料的自對準垂直柵格。可蝕刻絕緣材料被嵌入自對準閘極端蓋(SAGE)柵格中。該柵格與閘極或接點之交點將提供互連之所有可能的位置。圖案化方案於是被用以蝕刻掉其中想要有互連之已嵌入絕緣體,其最終地提供閘極金屬或接點金屬以「流」經SAGE結構。
當作範例結構,圖2繪示一包括具有閘極接點之自對準閘極端蓋(SAGE)架構的積體電路結構之橫斷面視圖,依據本發明之實施例。表示「垂直於閘極」視圖之橫斷面視圖是在圖2之左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在圖2之右手邊。應理解:在左手邊
上之配置不代表通過該鰭片之平切,而是顯示當在沿著單一鰭片所取之透視圖中觀察時可見的結構。
參考圖2,積體電路結構200包括半導體鰭片202,其係從半導體基材201突出。鰭片202上方之閘極結構包括閘極電極204及閘極電極204上之局部閘極接點206A/B。局部閘極接點可包括上較窄區206A及下區206B。鰭片硬遮罩205可介於鰭片202與上覆閘極堆疊之間(如所繪示)或者可不被包括。閘極側壁間隔物207亦可被包括。溝槽接點結構可包括第一接點部分208及第二接點部分210、或僅第二接點部分210(其兩者之範例均被闡述)。局部閘極至接點互連250被包括為介於閘極電極和溝槽接點之間的導電接點。
再次參考圖2,SAGE架構包括SAGE結構213上之自對準壁(SAW)特徵212或者其他SAGE特徵212A。接點插塞214是在SAW特徵212之第一部分上,而閘極插塞216是在SAW特徵212之第二部分上。鰭片修整隔離結構218將鰭片202隔離成兩個不同部分。閘極絕緣層220或其他電介質層230可被包括在上述結構上方。上覆層間電介質(ILD)材料222包括金屬線224在其中。金屬線224之數個可具有相關的導電通孔226。單一金屬線226可包括插塞228在其中以隔離單一金屬線226之兩個不同部分。
參考圖2,依據本發明之實施例,積體電路結構200包括閘極結構204/206B/206A在半導體鰭片202上方。閘極端蓋隔離結構213(且其可進一步包括SAW 212)係
側面地相鄰並接觸閘極結構204/206B/206A(例如,與部分204)。溝槽接點結構208/210係在半導體鰭片202上方。閘極端蓋隔離結構213係側面地相鄰並接觸溝槽接點結構208/210。局部閘極至接點互連250將閘極結構204/206B/206A電連接至溝槽接點結構208/210。
於一實施例中,積體電路結構200進一步包括閘極插塞216在閘極端蓋隔離結構213/212上方。閘極插塞216係側面地相鄰並接觸閘極結構204/206B/206A(例如,接觸與部分206B)。於一實施例中,閘極插塞216具有與局部閘極至接點互連250之最上表面共面的最上表面,如所繪示者。於一實施例中,閘極插塞216係與閘極端蓋隔離結構213垂直地失準,如所繪示者。於一實施例中,閘極插塞216具有大於閘極端蓋隔離結構213之寬度的寬度,如亦繪示者。
於一實施例中,局部閘極至接點互連250係與溝槽接點結構208/210相連(例如,與部分210相連),如所繪示者。於一實施例中,閘極結構204/206B/206A包括局部閘極接點206B/206A。於一此類實施例中,局部閘極至接點互連250是在局部閘極接點206B/206A上(例如,在部分206A上),如所繪示者。
於一實施例中,積體電路結構200進一步包括溝槽接點插塞214在閘極端蓋隔離結構213/212上方。於一實施例中,溝槽接點插塞214係側面地相鄰並接觸溝槽接點結構208/210入或出圖2之左手圖示的頁面。於一實施
例中,半導體鰭片202係突出通過基材201之上的溝槽隔離區203,如所繪示者。於一此類實施例中,閘極端蓋隔離結構213/212是在溝槽隔離區203上(例如,213是在溝槽隔離區203上),如所繪示者。
再次參考圖2,依據本發明之另一實施例,積體電路結構200包括第一閘極結構(左204/206B/206A)在第一半導體鰭片(左或中202)上方。第二閘極結構(右204/206)是在第二半導體鰭片(右202)上方。閘極端蓋隔離結構213(且其可進一步包括SAW 212)係介於該第一和第二半導體鰭片202之間且側面地介於(並接觸與)該第一和第二閘極結構之間。第一溝槽接點結構208/210是在第一半導體鰭片202,而第二溝槽接點結構208/210是在第二半導體鰭片上方(例如,入或出圖2之左手圖示的頁面)。於一實施例中,閘極端蓋隔離結構212/213係側面地介於(並接觸與)第一和第二溝槽接點結構208/210之間。局部閘極至接點互連250將第一閘極結構204/206B/206A電連接至第一溝槽接點結構208/210。
當作範例處理方案,圖3A-3I繪示橫斷面視圖,其係表示一種製造一包括具有閘極接點之自對準閘極端蓋(SAGE)架構的積體電路結構之方法中的各個操作,依據本發明之實施例。應理解:在左手邊上之配置不代表通過該鰭片之平切,而是顯示當在沿著單一鰭片所取之透視圖中觀察時可見的結構。
參考圖3A,表示「垂直於閘極」視圖之橫斷
面視圖是在左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在右手邊。開始結構300包括鰭片302,其係突出自基材301且在淺溝槽隔離(STI)結構303之上。鰭片可具有硬遮罩305於其上,其中硬遮罩305可最終地被留存或移除在最後結構之製造期間。鰭片302上方之閘極結構包括閘極電極304及閘極電極304上之局部閘極接點306。閘極側壁間隔物307亦可被包括。SAGE架構包括SAGE結構313上之自對準壁(SAW)特徵312或其他SAGE特徵312B。閘極插塞316是在SAW特徵312之一部分上。鰭片修整隔離結構318將鰭片302隔離成兩個不同部分。層間電介質材料區360係與閘極結構交錯並可代表溝槽接點結構之最終位置。
參考圖3B,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,第一圖案化遮罩362及第二圖案化遮罩364被形成在圖3A之結構上方。開口366被形成在第一圖案化遮罩362及第二圖案化遮罩364中,在其中最終地形成局部閘極至接點互連的位置中。
參考圖3C,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,阻擋材料368被形成在圖3B之開口366中,在其中最終地形成局部閘極至接點互連的位置中。第二圖案化遮罩364已被移除在此階段(例如,藉由平坦化),而第一圖案化遮罩362被留存。阻擋材料368
被留存在閘極結構的局部閘極接點306之一部分上方。
參考圖3D,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,第一圖案化遮罩362被移除。局部閘極接點306被圖案化(使用阻擋材料368為遮罩)以形成已圖案化局部閘極接點,其具有上部分306A及下部分306B。已圖案化局部閘極接點之上部分306A是在其中最終地形成局部閘極至接點互連之位置中。
參考圖3E,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,阻擋材料368被移除自圖3D之結構。已圖案化局部閘極接點的上部分306A及下部分306B被暴露至進一步凹陷製程以形成已凹陷已圖案化局部閘極接點,其具有上部分306C及下部分306D。於一實施例中,凹陷製程為定時蝕刻製程。
參考圖3F,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,閘極絕緣蓋層320被形成在已凹陷已圖案化局部閘極接點之上部分306C及下部分306D上方。於一實施例中,閘極絕緣蓋層320係藉由沈積並接著平坦化圖3E之結構上方的硬遮罩材料來形成。
參考圖3G,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示在源極/汲極(S/D)處的「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,層間
電介質材料區360被移除以形成溝槽接點開口。第一接點部分308被接著形成在溝槽接點開口中,例如,在源極或汲極378位置中。接點插塞370可已被形成在第一接點部分308之形成前,如所繪示者。已平坦化犧牲硬遮罩372被接著形成在剩餘結構上方。具有開口376在其中之已圖案化遮罩374被形成在已平坦化犧牲硬遮罩372上方。
參考圖3H,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示在源極/汲極(S/D)處的「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,已平坦化犧牲硬遮罩372被圖案化以形成已圖案化犧牲硬遮罩380,其係使用具有開口376之已圖案化遮罩374。開口376之圖案被延伸以移除閘極結構之一的閘極絕緣蓋層320之一部分。該圖案化可能由於其閘極絕緣蓋層之一部分320A被留存而是失準的,同時相應的閘極間隔物之一部分被圖案化以形成已凹陷間隔物307A,如所繪示者。
參考圖3I,表示「垂直於閘極」視圖之橫斷面視圖是在左手邊,而表示「垂直於鰭片」視圖之橫斷面視圖是在右手邊。在此階段,已圖案化遮罩374及已圖案化犧牲硬遮罩380被移除自圖3H之結構。第二接點部分310被接著形成以提供溝槽接點結構308/310。第二接點部分310之材料亦填充在圖3H中所圖案化之閘極結構上方的位置。結果,局部閘極至接點互連350被形成。
為了提供針對相關於文中所述之實施例的SAGE概念的基礎,閘極端蓋及溝槽接點(TCN)端蓋區的擴
縮是對於增進電晶體佈局面積和密度的重要促成因素。閘極和TCN端蓋區係指稱積體電路結構之擴散區/鰭片的閘極和TCN重疊。當作範例,圖4繪示一佈局400之平面視圖,該佈局包括其容納端至端間隔之鰭片為基的積體電路結構。參考圖4,第一402及第二404積體電路結構係個別地基於半導體鰭片406及408。各裝置402及404個別地具有閘極電極410或412。此外,各裝置402及404個別地具有溝槽接點(TCN)414及416,個別地在鰭片406及408之源極和汲極區處。閘極電極410和412及TCN 414和416各具有端蓋區,其係位於相應鰭片406和408(個別地)之外。
再次參考圖4,通常,閘極和TCN端蓋尺寸必須包括針對遮罩對齊誤差之容許度以確保針對最壞情況遮罩偏移之強韌的電晶體操作,留下端至端間隔418。因此,對於增進電晶體佈局密度很關鍵的另一重要設計規則是介於彼此面對的兩個相鄰端蓋之間的間隔。然而,「2*端蓋+端至端間隔」之參數變得越來越難以使用微影圖案化來擴縮以滿足新科技之擴縮需求。特別地,用以容許遮罩對齊誤差所需的額外端蓋長度亦由於TCN與閘極電極之間的較長重疊長度而增加了閘極電容值,藉此增加了產品動態能量損耗並降低了性能。先前的解決方式已集中在增進重合預算及圖案化或解析度改良以致能端蓋尺寸及端蓋至端蓋間隔兩者的縮小。
依據本發明之實施例,描述方式,其提供半導體鰭片之自對準閘極端蓋及TCN重疊而無任何容許遮罩
對齊之需求。於一此類實施例中,拋棄式間隔物被製造在半導體鰭片端蓋上,其係判定閘極端蓋及接點重疊尺寸。間隔物界定的端蓋製程致能閘極和TCN端蓋區與半導體鰭片自對準,而因此不需要額外的端蓋長度以負責遮罩偏移。再者,文中所述之方式不需要在先前所需的階段上之微影圖案化,因為閘極和TCN端蓋/重疊尺寸保持固定,導致電參數中之裝置至裝置可變性的增進(亦即,減少)。
為了提供並列比較,圖5A-5D繪示一種傳統finFET或三閘極製程製造方案中之重要製程操作的橫斷面視圖,而圖6A-6D繪示一用於finFET或三閘極裝置之自對準閘極端蓋(SAGE)製程製造方案中的重要製程操作之橫斷面視圖,依據本發明之實施例。
參考圖5A及6A,大塊半導體基材500或600(諸如大塊單晶矽基材)被提供有鰭片502或602(個別地)蝕刻在其中。於一實施例中,鰭片被直接地形成在大塊基材500或600中且(如此一來)被形成為與大塊基材500或600相連的。應理解:在基材500或600內,淺溝槽隔離結構可被形成在鰭片之間。參考圖6A,硬遮罩層604(諸如氮化矽硬遮罩層)、及墊氧化物層606(諸如二氧化矽層)留存在鰭片602頂部上,接續於圖案化後,以形成鰭片602。反之,參考圖5A,此一硬遮罩層及墊氧化物層已被移除。
參考圖5B,虛擬或永久閘極電介質層510被形成在半導體鰭片502之已暴露表面上,而虛擬閘極層512被形成在所得結構上方。反之,參考圖6B,虛擬或永久閘
極電介質層610被形成在半導體鰭片602之已暴露表面上,而虛擬間隔物612被形成相鄰於所得結構。
參考圖5C,閘極端蓋切割圖案化被履行且隔離區514被形成在所得的已圖案化虛擬閘極末端516處。於傳統製程方案中,較大的閘極端蓋需被製造以容許閘極遮罩偏移,如由箭號指示區518所繪示。反之,參考圖6C,自對準隔離區614係藉由提供隔離層在圖6B之結構上方(例如,藉由沈積和平坦化)來形成。於一此類實施例中,自對準閘極端蓋製程不需要用於遮罩對齊之額外空間,如圖5C及6C中所比較。
參考圖5D,圖5C之虛擬閘極電極512被取代以永久閘極電極。於使用虛擬閘極電介質層之情況下,此一虛擬閘極電介質層亦可被取代以永久閘極電介質層,在此製程中。於所示之特定範例中,雙金屬閘極取代製程被履行以提供N型閘極電極520在第一半導體鰭片502A上方並提供P型閘極電極522在第二半導體鰭片502B上方。N型閘極電極520和P型閘極電極522被形成在閘極端蓋隔離結構514之間,但在其中其遭遇處形成P/N接面524。P/N接面524之確實位置可變化,取決於偏移,如由箭號指示區526所繪示者。
反之,參考圖6D,硬遮罩層604及墊氧化物層606被移除,而圖6C之虛擬間隔物614被取代以永久閘極電極。於使用虛擬閘極電介質層之情況下,此一虛擬閘極電介質層亦可被取代以永久閘極電介質層,在此製程中。
於所示之特定範例中,雙金屬閘極取代製程被履行以提供N型閘極電極620在第一半導體鰭片602A上方並提供P型閘極電極622在第二半導體鰭片602B上方。N型閘極電極620和P型閘極電極622被形成在其間,且亦被分離以閘極端蓋隔離結構614。
再次參考圖5D,局部互連540可被製造以接觸N型閘極電極520和P型閘極電極522以提供導電路徑在P/N接面524周圍。同樣地,參考圖6D,局部互連640可被製造以接觸N型閘極電極620和P型閘極電極622以提供導電路徑在介於其間的中間隔離結構614上方。參考圖5D和6D,硬遮罩542或642可個別地被形成在局部互連540或640上。參考圖6D(特別地),於一實施例中,局部互連640之連續性被電介質插塞650所中斷,於其中需要沿著閘極線之電接點中的斷裂之情況下。如所使用,在文中,術語「插塞」被用以指稱金屬或者導電結構之非導電空間或中斷,諸如局部互連特徵之中斷。
依據本發明之一或更多實施例,自對準閘極端蓋(SAGE)處理方案涉及其自對準至鰭片之閘極/溝槽接點的形成而無須額外長度以負責遮罩偏移。因此,實施例可被實施以致能電晶體佈局面積之縮小。再者,彈性鰭片高度(例如,multi Hsi)製程可致能針對功率及性能之不同單元的獨立最佳化。致能兩特徵之集成製程流可被實施以滿足針對未來CMOS科技之擴縮及性能挑戰。文中所述之實施例可涉及閘極端蓋隔離結構之製造,其亦可被稱為閘
極壁或SAGE壁。
更一般地,文中所述之一或更多實施例提供一種用於面積擴縮、減小電容、及/或刪除各個關鍵前端遮罩(諸如閘極切割遮罩)的途徑。於一此類實施例中,最小電晶體之寬度可藉由實施文中所述之方式的一或更多者而被減少高達30%。較小的電晶體大小係減小介於閘極和TCN之間的電容以及其他的寄生電容。於一實施例中,無須額外遮罩操作以產生端蓋、接點及局部互連線,因此在標準製程中針對此等特徵所需的許多遮罩被刪除。
更明確地,上述一或更多實施例的關鍵特徵可包括以下之一或更多者:(1)閘極端蓋是從鰭片端蓋至隔離端蓋的距離。此距離係由間隔物寬度所界定且對於所有電晶體均為相同大小。無須微影圖案化以界定端蓋,因此無須容許該端蓋中之遮罩對齊;(2)鰭片之TCN重疊係由間隔物寬度所判定且亦不受遮罩對齊所影響。實施例可應用於7nm節點產生,例如,以增進電晶體佈局密度及閘極電容(動態能量及性能增進)並減少總遮罩數。應理解:從上述範例處理方案所得之結構可被用於後續處理操作之相同或類似形式,以完成裝置製造(諸如PMOS及NMOS裝置製造)。
如遍及本申請案所述,基材可由一種可承受製造程序且其中電荷可能遷移之半導體材料所組成。於一實施例中,基材於文中被描述為大塊基材,其係由摻雜有電荷載子(諸如,但不限定於,磷、砷、硼或其組合)之結
晶矽、矽/鍺或鍺層所組成,以形成主動區。於一實施例中,此一大塊基材中之矽原子的濃度大於97%。於另一實施例中,大塊基材係由生長在分離結晶基底頂部上的外延層所組成,例如,生長在硼摻雜的大塊矽單晶基底頂部上的矽外延層。大塊基材可替代地由III-V族材料所組成。於一實施例中,大塊基材係由III-V族材料所組成,諸如(但不限定於)氮化鎵、磷化鎵、砷化鎵、磷化銦、銻化銦、砷化銦鎵、砷化鋁鎵、磷化銦鎵、或其組合。於一實施例中,大塊基材係由III-V族材料所組成,而電荷載子摻雜物雜質原子為諸如(但不限定於)碳、矽、鍺、氧、硫、硒或碲等各者。
如遍及本申請案所述,閘極線或閘極結構可由一種包括閘極電介質層及閘極電極層之閘極電極堆疊所組成。於一實施例中,閘極電極堆疊之閘極電極係由金屬閘極所組成,而閘極電介質層係由高K材料所組成。例如,於一實施例中,閘極電介質層係由一種材料所組成,諸如(但不限定於)氧化鉿、氧氮化鉿、矽酸鉿、氧化鑭、氧化鋯、矽酸鋯、氧化鉭、鈦酸鋇鍶、鈦酸鋇、鈦酸鍶、氧化釔、氧化鋁、氧化鉛鈧鉭、鈮酸鉛鋅、或其組合。再者,閘極電介質層之一部分可包括從半導體基材之頂部數層所形成的天然氧化物之層。於一實施例中,閘極電介質層係由頂部高k部分及下部分(由半導體材料之氧化物所組成)所組成。於一實施例中,閘極電介質層係由氧化鉿之頂部部分及二氧化矽或氧氮化矽之底部部分所組成。於某
些實施方式中,閘極電介質之部分為「U」狀結構,其包括實質上平行於基材之表面的底部部分及實質上垂直於基材之頂部表面的兩側壁部分。
於一實施例中,閘極電極係由一種金屬層所組成,諸如(但不限定於)金屬氮化物、金屬碳化物、金屬矽化物、金屬鋁化物、鉿、鋯、鈦、鉭、鋁、釕、鈀、鉑、鈷、鎳或導電金屬氧化物。於一特定實施例中,閘極電極係由一種形成在金屬工作函數設定層之上的非工作函數設定填充材料所組成。閘極電極層可由P型工作函數金屬或N型工作函數金屬所組成,根據電晶體將是PMOS或NMOS電晶體。於某些實施方式中,閘極電極層可包括二或更多金屬層之堆疊,其中一或更多金屬層為工作函數金屬層且至少一金屬層為導電填充層。針對PMOS電晶體,其可用於閘極電極之金屬包括(但不限定於)釕、鈀、鉑、鈷、鎳、及導電金屬氧化物,例如,氧化釕。P型金屬層將致能一種具有介於約4.9eV與約5.2eV間之工作函數的PMOS閘極電極之形成。針對NMOS電晶體,可用於閘極電極之金屬包括(但不限定於)鉿、鋯、鈦、鉭、鋁、這些金屬之合金、及這些金屬之碳化物,諸如碳化鉿、碳化鋯、碳化鈦、碳化鉭、及碳化鋁。N型金屬層將致能一種具有介於約3.9eV與約4.2eV間之工作函數的NMOS閘極電極之形成。於某些實施方式中,閘極電極可包括「U」狀結構,其包括實質上平行於基材之表面的底部部分及實質上垂直於基材之頂部表面的兩側壁部分。於另一實施方式
中,形成閘極電極之金屬層的至少一者可僅為平面層,其係實質上平行於基材之頂部表面而不包括實質上垂直於基材之頂部表面的側壁部分。於本發明之進一步實施方式中,閘極電極可包括U狀結構及平面、非U狀結構之組合。例如,閘極電極可包括一或更多U狀金屬層,其係形成於一或更多平面、非U狀層之頂部上。
如遍及本申請案所述,與閘極線或電極堆疊關聯之間隔物可由一種材料所組成,該種材料適於最終地將永久閘極結構電隔離(或有助於隔離)自相鄰的導電接點,諸如自對準接點。例如,於一實施例中,間隔物係由一種電介質材料所組成,諸如(但不限定於)二氧化矽、氧氮化矽、氮化矽、或碳摻雜的氮化矽。
如遍及本申請案所述,隔離區(諸如淺溝槽隔離區或子鰭片隔離區)可由一種材料所組成,該種材料適於最終地將永久閘極結構之部分電隔離(或有助於隔離)自下方大塊基材或者隔離其形成於下方大塊基材內之主動區,諸如隔離鰭片主動區。例如,於一實施例中,間隔區係由一種電介質材料之一或更多層所組成,諸如(但不限定於)二氧化矽、氧氮化矽、氮化矽、碳摻雜的氮化矽、或其組合。
於一實施例中,如遍及說明書所述,自對準閘極端蓋隔離結構可由一或多種材料所組成,該一或多種材料適於最終地將永久閘極結構之部分彼此電隔離(或有助於隔離)。範例材料或材料組合包括單一材料結構,諸
如二氧化矽、氧氮化矽、氮化矽、或碳摻雜的氮化矽。其他的範例材料或材料組合包括多層堆疊,其具有下部分二氧化矽、氧氮化矽、氮化矽、或碳摻雜的氮化矽以及上部分較高電介質常數材料(諸如氧化鉿)。應理解:多變寬度之SAGE壁可被製造(例如)以提供相對窄的SAGE壁及相對寬的SAGE壁。亦應理解:閘極端蓋隔離結構之製造可能導致閘極端蓋隔離結構內之接縫的形成。亦應理解:閘極端蓋隔離結構可根據相鄰鰭片之間隔而不同。
於一實施例中,文中所述之方式可涉及形成一接點圖案,其係極佳地對準一現存的閘極圖案而同時免除使用一種具有極度嚴格的重合預算之微影操作。於一此類實施例中,此方式致能了本質上高度選擇性的濕式蝕刻(例如,相對於乾式或電漿蝕刻)之使用,以產生接點開口。於一實施例中,接點圖案係藉由利用現存的閘極圖案結合接點插塞微影操作來形成。於一此類實施例中,該方式致能免除了用以產生接點圖案之關鍵微影操作(如其他方式中所使用者)的需求。於一實施例中,溝槽接點柵格未被分離地圖案化,而是被形成於多晶矽(閘極)線之間。例如,於一此類實施例中,溝槽接點柵格被形成在接續於閘極光柵圖案化後但在閘極光柵切割前。
於某些實施例中,半導體結構或裝置之配置係將閘極接點置於隔離區上方之閘極線或閘極堆疊的部分上方。然而,此一配置可被視為佈局空間之無效率使用。於另一實施例中,半導體裝置具有接點結構,其係接觸一
主動區上方所形成的閘極電極之部分。因此,主動閘極上方接點(COAG)結構可被製造。本發明之一或更多實施例係有關於半導體結構或裝置,其具有一或更多閘極接點結構(例如,當作閘極接點通孔)配置於該些半導體結構或裝置之閘極電極的主動部分上方。本發明之一或更多實施例係有關於半導體結構或裝置之製造方法,該些半導體結構或裝置具有一或更多閘極接點結構形成於該些半導體結構或裝置之閘極電極的主動部分上方。文中所述之方式可被用以藉由致能主動閘極區上方之閘極接點形成來減少標準單元面積。於一或更多實施例中,其被製造以接觸閘極電極之閘極接點結構為自對準通孔結構。
更一般地,一或更多實施例係有關於用以將閘極接點通孔直接地放置於主動電晶體閘極上之方式(以及由此所形成的結構)。此等方式可消除為了接觸之目的而延伸隔離上之閘極線的需求。此等方式亦可消除需要分離的閘極接點(GCN)層以引導來自閘極線或結構之信號的需求。於一實施例中,消除上述特徵係藉由凹陷接點金屬於溝槽接點(TCN)中以及引入額外電介質材料於製程流(例如,TILA)中來達成。額外電介質材料被包括為溝槽接點電介質蓋層,具有不同於其已用於閘極對準的接點製程(GAP)處理方案(例如,GILA)中之溝槽接點對準的閘極電介質材料蓋層之蝕刻特性。然而,其中與目前世代空間及佈局侷限相較之下為稍微放寬的空間及佈局侷限之技術中,通至閘極結構之接點可藉由形成通至隔離區上方所配
置之閘極電極的一部分之接點來製造。
再者,閘極堆疊結構可藉由一種取代閘極程序來製造。於此一方案中,諸如多晶矽或氮化矽柱材料等虛擬閘極材料可被移除並取代以永久閘極電極材料。於一此類實施例中,永久閘極電介質層亦被形成於此製程中,不同於被完成自較早的處理。於一實施例中,虛擬閘極係藉由乾式蝕刻或濕式蝕刻製程而被移除。於一實施例中,虛擬閘極係由多晶矽或非晶矽所組成並以包括SF6之使用的乾式蝕刻製程來移除。於另一實施例中,虛擬閘極係由多晶矽或非晶矽所組成並以包括水性NH4OH或氫氧化四甲銨之使用的濕式蝕刻製程來移除。於一實施例中,虛擬閘極係由氮化矽所組成並以包括水性磷酸之濕式蝕刻製程來移除。
於一實施例中,文中所述之一或更多方式係基本上考量一種虛擬及取代閘極製程,結合虛擬及取代接點製程,以獲得結構。於一此類實施例中,取代接點製程被執行在取代閘極製程之後,以容許永久閘極堆疊之至少一部分的高溫退火。例如,於一特定此類實施例中,永久閘極結構(例如,在閘極電介質層被形成之後)之至少一部分的退火被執行在大於約攝氏600度之溫度。退火被履行在永久接點之形成以前。
於一實施例中,如遍及本說明書所使用者,層間電介質(ILD)材料係由(或包括)電介質或絕緣材料之層所組成。適當的電介質材料之範例包括(但不限定於)矽之
氧化物(例如,二氧化矽(SiO2))、矽之摻雜的氧化物、矽之氟化氧化物、矽之碳摻雜的氧化物、本技術中所已知的各種低k電介質材料、以及其組合。此層間電介質材料可由傳統技術來形成,諸如(例如)化學氣相沈積(CVD)、物理氣相沈積(PVD)、或藉由其他沈積方法。
於一實施例中,如亦遍及本說明書所使用者,金屬線或互連線材料(及通孔材料)係由一或更多金屬或其他導電結構所組成。一種常見的範例為使用銅線以及其可或可不包括介於銅與周圍ILD材料之間的障壁層之結構。如文中所使用者,術語金屬係包括數個金屬之合金、堆疊、及其他組合。例如,金屬互連線可包括障壁層(例如,包括Ta、TaN、Ti或TiN之一或更多者的層)、不同金屬或合金之堆疊,等等。因此,互連線可為單一材料層、或可被形成自數個層,包括導電襯裡層及填充層。任何適當的沈積製程(諸如電鍍、化學氣相沈積或物理氣相沈積)可被用以形成互連線。於一實施例中,互連線係由導電材料所組成,諸如(但不限定於)Cu、Al、Ti、Zr、Hf、V、Ru、Co、Ni、Pd、Pt、W、Ag、Au或其合金。互連線有時亦(於本技術中)被稱為軌線、佈線、線、金屬、或僅為互連。
於一實施例中,如亦遍及本說明書所使用者,硬遮罩材料、封蓋層、或插塞係由不同於層間電介質材料的電介質材料所組成。於一實施例中,不同的硬遮罩、封蓋或插塞材料可被使用於不同的區以提供彼此不同
及不同於下方電介質及金屬層之生長或蝕刻選擇性。於某些實施例中,硬遮罩層、封蓋或插塞層包括矽之氮化物(例如氮化矽)的層或矽之氧化物的層、或兩者、或其組合。其他適當的材料可包括碳基的材料。本技術中所已知的其他硬遮罩、封蓋或插塞層可根據特定實施方式而被使用。硬遮罩、封蓋或插塞層可藉由CVD、PVD、或藉由其他沈積方法而被形成。
於一實施例中,如亦遍及本說明書所使用,微影操作係使用193nm浸入式微影(i193)、EUV及/或EBDW微影等等來履行。正色調或負色調抗蝕劑可被使用。於一實施例中,微影遮罩是一種由地形遮蔽部分、抗反射塗層(ARC)、及光抗蝕劑層所組成的三層遮罩。於一特定此類實施例中,地形遮蔽部分為碳硬遮罩(CHM)層而抗反射塗層為矽ARC層。
節距分割處理及圖案化方案可被實施以致能文中所述之實施例或可被包括為文中所述之實施例的部分。節距分割圖案化通常係指稱節距減半、節距減為四分之一,等等。節距分割方案可被應用於FEOL處理、BEOL處理、或FEOL(裝置)和BEOL(金屬化)處理兩者。依據文中所述之一或更多實施例,光學微影被首先實施來以預定義的節距列印單向線(例如,嚴格地單向或主要地單向)。節距分割處理被接著實施為一種用以增加線密度之技術。
於一實施例中,針對鰭片、閘極線、金屬線、ILD線或硬遮罩線之術語「光柵結構」被用以於文中
指稱緊密節距光柵結構。於一此類實施例中,緊密節距無法直接透過選定的微影來獲得。例如,根據選定微影之圖案可首先被形成,但該節距可藉由使用間隔物遮罩圖案化而被減半,如本技術中所已知者。甚至,原始節距可藉由第二輪間隔物遮罩圖案化而被減為四分之一。因此,文中所述之光柵狀圖案可具有以實質上恆定節距來分隔並具有實質上恆定寬度之金屬線、ILD線或硬遮罩線。例如,於某些實施例中,節距變化可於百分之十以內而寬度變化可於百分之十以內,以及於某些實施例中,節距變化可於百分之五以內而寬度變化可於百分之五以內。圖案可藉由節距減半或節距減為四分之一(或其他節距分割)方式來製造。於一實施例中,光柵不一定是單一節距。
應理解:並非上述製程之所有形態均需被實行以落入本發明之實施例的精神及範圍內。例如,於一實施例中,虛擬閘極無須曾被形成在製造閘極接點於閘極堆疊的主動部分之上以前。上述閘極堆疊可實際上為永久閘極堆疊,如一開始所形成者。同時,文中所述之製程可被用以製造一或複數半導體裝置。半導體裝置可為電晶體等類裝置。例如,於一實施例中,半導體裝置為用於邏輯或記憶體之金氧半導體(MOS)電晶體,或者為雙極電晶體。同時,於一實施例中,半導體裝置具有三維架構,諸如三閘極裝置、獨立存取的雙閘極裝置、或FIN-FET。一或更多實施例可特別有用於製造半導體裝置,在10奈米(10nm)科技節點或次10奈米(10nm)科技節點上。
用於FEOL層或結構製造(或者BEOL層或結構製造)之額外或中間操作可包括標準微電子製造程序,諸如微影、蝕刻、薄膜沈積、平坦化(諸如化學機械拋光(CMP))、擴散、度量衡、犧牲層之使用、蝕刻停止層之使用、平坦化停止層之使用、或與微電子組件製造相關之任何其他動作。同時,應理解:針對之前製程流所述的製程操作可被施行以替代的順序,不是每一操作均需被執行或者額外的製程操作可被執行、或兩者。
於一實施例中,如遍及說明書所述,積體電路結構包括非平面裝置,諸如(但不限定於)finFET或三閘極裝置。非平面裝置可進一步包括相應的一或更多上覆奈米線結構在finFET或三閘極裝置之上。於此一實施例中,相應的半導體通道區係由三維體所組成或被形成在三維體中,以一或更多離散的奈米線通道部分上覆該三維體。於一此類實施例中,閘極結構係圍繞該三維體之至少一頂部表面及一對側壁,且進一步圍繞一或更多離散的奈米線通道部分之各者。
文中所揭露之實施例可被用以製造多種不同類型的積體電路或微電子裝置。此等積體電路之範例包括(但不限定於)處理器、晶片組組件、圖形處理器、數位信號處理器、微控制器,等等。於其他實施例中,半導體記憶體可被製造。此外,積體電路或其他微電子裝置可被用於本技術中所已知的多種電子裝置。例如,於電腦系統(例如,桌上型、膝上型、伺服器)、行動電話、個人電子
裝置,等等。積體電路可被耦合與系統中之匯流排或其他組件。例如,處理器可藉由一或更多匯流排而被耦合至記憶體、晶片組,等等。每一處理器、記憶體、晶片組可潛在地使用文中所揭露之方式來製造。
圖7闡明一計算裝置700,依據本發明之一實施方式。計算裝置700含有主機板702。主機板702可包括數個組件,包括(但不限定於)處理器704及至少一通訊晶片706。處理器704被實體地及電氣地耦合至主機板702。於某些實施方式中,至少一通訊晶片706亦被實體地及電氣地耦合至主機板702。於進一步實施方式中,通訊晶片706為處理器704之部分。
根據其應用,計算裝置700可包括其他組件,其可被或可不被實體地及電氣地耦合至主機板702。這些其他組件包括(但不限定於)揮發性記憶體(例如,DRAM)、非揮發性記憶體(例如,ROM)、快閃記憶體、圖形處理器、數位信號處理器、密碼處理器、晶片組、天線、顯示器、觸控螢幕顯示器、觸控螢幕控制器、電池、音頻編碼解碼器、視頻編碼解碼器、功率放大器、全球定位系統(GPS)裝置、羅盤、加速計、迴轉儀、揚聲器、相機、及大量儲存裝置(諸如硬碟機、光碟(CD)、數位光碟(DVD),等等)。
通訊晶片706致能無線通訊,以供資料之轉移至及自計算裝置700。術語「無線」及其衍生詞可被用以描述電路、裝置、系統、方法、技術、通訊頻道,等
等,其可經由使用透過非固體媒體之經調變的電磁輻射來傳遞資料。該術語並未暗示其相關裝置不含有任何佈線,雖然於某些實施例中其可能不含有。通訊晶片706可實施數種無線標準或協定之任一者,包括(但不限定於)Wi-Fi(IEEE 802.11家族)、WiMAX(IEEE 802.16家族)、IEEE 802.20、長期演進(LTE)、Ev-DO、HSPA+、HSDPA+、HSUPA+、EDGE、GSM、GPRS、CDMA、TDMA、DECT、藍牙、其衍生物,以及其被指定為3G、4G、5G、及以上的任何其他無線協定。計算裝置700可包括複數通訊晶片706。例如,第一通訊晶片706可專用於較短距離無線通訊,諸如Wi-Fi及藍牙;而第二通訊晶片706可專用於較長距離無線通訊,諸如GPS、EDGE、GPRS、CDMA、WiMAX、LTE、Ev-DO及其他。
計算裝置700之處理器704包括封裝於處理器704內之積體電路晶粒。於本發明之實施例的一些實施方式中,處理器之積體電路晶粒包括一或更多結構,諸如依據本發明之實施方式而建造的積體電路結構。術語「處理器」可指稱任何裝置或裝置之部分,其處理來自暫存器或記憶體(或兩者)之電子資料以將該電子資料轉變為其可被儲存於暫存器或記憶體(或兩者)中之其他電子資料。
通訊晶片706亦包括封裝於通訊晶片706內之積體電路晶粒。依據本發明之另一實施方式,通訊晶片之積體電路晶粒係依據本發明之實施方式而被建造。
於進一步實施方式中,計算裝置700內所包
括之另一組件可含有依據本發明之實施例的實施方式所建造的積體電路晶粒。
於各種實施方式中,計算裝置700可為膝上型電腦、小筆電、筆記型電腦、輕薄型筆電、智慧型手機、平板電腦、個人數位助理(PDA)、超輕行動PC、行動電話、桌上型電腦、伺服器、印表機、掃描器、監視器、機上盒、娛樂控制單元、數位相機、可攜式音樂播放器、或數位錄影機。於進一步實施方式中,計算裝置700可為處理資料之任何其他電子裝置。
圖8闡明其包括本發明之一或更多實施例的插入器800。插入器800為中間基材,用以橋接第一基材802至第二基材804。第一基材802可為(例如)積體電路晶粒。第二基材804可為(例如)記憶體模組、電腦主機板、或其他積體電路晶粒。通常,插入器800之目的係為了將連接延伸至較寬的節距或者將連接重新路由至不同連接。例如,插入器800可將積體電路晶粒耦合至球柵陣列(BGA)806,其可後續地被耦合至第二基材804。於某些實施例中,第一及第二基材802/804被安裝至插入器800之相反側。於其他實施例中,第一及第二基材802/804被安裝至插入器800之相同側。以及於進一步實施例中,三或更多基材係經由插入器800而被互連。
插入器800可由以下所形成:環氧樹脂、玻璃纖維強化環氧樹脂、陶瓷材料、或聚合物材料(諸如聚醯亞胺)。於進一步實施方式中,插入器可被形成以替代
的堅硬或彈性材料,其可包括用於半導體基材之上述的相同材料,諸如矽、鍺、及其他III-V族或IV族材料。
插入器可包括金屬互連808及通孔810,包括(但不限定於)穿越矽通孔(TSV)812。插入器800可進一步包括嵌入式裝置814,包括被動和主動裝置兩者。此等裝置包括(但不限定於)電容、解耦電容、電阻、電感、熔絲、二極體、變壓器、感應器、及靜電放電(ESD)裝置。諸如射頻(RF)裝置、功率放大器、功率管理裝置、天線、陣列、感應器、及MEMS裝置等更複雜的裝置亦可被形成於插入器800上。依據本發明之實施例,文中所揭露之設備或製程可被用於插入器800之製造或用於插入器800中所包括的組件之製造。
圖9為一種行動計算平台900之等角視圖,該行動計算平台係利用依據文中所述之一或更多製程所製造的積體電路(IC)或者包括文中所述之一或更多特徵,依據本發明之實施例。
行動計算平台900可為任何可攜式裝置,其係針對電子資料顯示、電子資料處理、及無線電子資料傳輸之各者而被組態。例如,行動計算平台900可為:平板電腦、智慧型手機、膝上型電腦等等之任一者;並包括顯示螢幕905,其於範例實施例中為觸控螢幕(電容式、電感式、電阻式,等等)、晶片級(SoC)或封裝級集成系統910、及電池913。如圖所示,由較高電晶體封裝密度所致能之系統910中的集成等級越大,則其可由電池913或非揮
發性儲存(諸如固態硬碟)所佔據之行動計算平台900的部分越大,或者用於改良的平台功能之電晶體閘極數越大。類似地,系統910中之各電晶體的載子移動率越大,則功能性越大。如此一來,文中所述之技術可致能行動計算平台900中之性能及形狀因數增進。
集成系統910被進一步闡明於延伸視圖920中。於範例實施例中,封裝裝置977包括至少一記憶體晶片(例如,RAM)、或至少一處理器晶片(例如,多核心微處理器及/或圖形處理器),依據文中所述之一或更多製程所製造或包括文中所述之一或更多特徵。封裝裝置977進一步耦合至電路板960,連同一或更多電力管理積體電路(PMIC)915、RF(無線)積體電路(RFIC)925,包括寬頻RF(無線)傳輸器及/或接收器(例如,包括數位寬頻及類比前端模組進一步包括於傳輸路徑上之功率放大器以及於接收路徑上之低雜訊放大器)、及其控制器911。功能上,PMIC 915執行電池電力調節、DC至DC轉換等等,而因此具有一耦合至電池913之輸入並具有一提供電流供應至所有其他功能性模組之輸出。如進一步闡明者,於範例實施例中,RFIC 925具有一耦合至天線之輸出以提供實施數種無線標準或協定之任一者,包括(但不限定於)Wi-Fi(IEEE 802.11家族)、WiMAX(IEEE 802.16家族)、IEEE 802.20、長期演進技術(LTE)、Ev-DO、HSPA+、HSDPA+、HSUPA+、EDGE、GSM、GPRS、CDMA、TDMA、DECT、藍牙、其衍生物,以及其被指定為3G、4G、5G、
及以上的任何其他無線協定。於替代實施方式中,這些板階模組之各者可被集成至其被耦合至封裝裝置977之封裝基材的分離IC上、或者於其被耦合至封裝裝置977之封裝基材的單一IC(SoC)內。
於另一形態中,半導體封裝被用以保護積體電路(IC)晶片或晶粒,且亦用以提供具有通至外部電路之電介面的晶粒。隨著針對更小電子裝置之漸增的需求,半導體封裝被設計成甚至更為簡潔且必須支援更大的電路密度。再者,針對更高性能裝置之需求導致對於一種致能薄封裝輪廓及與後續組裝處理相容之低總翹曲的改良的半導體封裝之需求。
於一實施例中,通至陶瓷或有機封裝基材之佈線接合被使用。於另一實施例中,C4製程被使用以將晶粒安裝至陶瓷或有機封裝基材。特別地,C4焊球連接可被實施以提供介於半導體裝置與基材之間的倒裝晶片互連。倒裝晶片或受控制的崩潰晶片連接(C4)為一種用於半導體裝置之安裝類型,諸如積體電路(IC)晶片、MEMS或組件,其係利用焊料凸塊以取代佈線接合。焊料凸塊被沈積於C4墊上,其被置於基材封裝之頂部側上。為了將半導體裝置安裝至基材,其被翻轉以主動側面向下於安裝區域上。焊料凸塊被用以將半導體裝置直接地連接至基材。
圖10闡明一種倒裝晶片安裝的晶粒之橫斷面視圖,依據本發明之實施例。
參考圖10,一種設備1000包括晶粒1002,諸
如依據文中所述之一或更多製程所製造的積體電路(IC)或者包括文中所述之一或更多特徵,依據本發明之實施例。晶粒1002包括金屬化墊1004於其上。封裝基材1006(諸如陶瓷或有機基材)包括連接1008於其上。晶粒1002及封裝基材1006係藉由其被耦合至金屬化墊1004及連接1008之焊球1010而被電連接。下填材料1012係圍繞焊球1010。
處理倒裝晶片可類似於傳統IC製造,具有一些額外操作。接近製造程序之末端,裝附墊被金屬化以使其更易被焊料接受。此通常由數個處置所組成。焊料之小點被接著沈積於各金屬化墊上。晶片被接著切除自晶圓如常。為了將倒裝晶片安裝入電路,該晶片被反轉以將焊料點向下帶至下方電子裝置或電路板上之連接器上。該焊料被接著再融化以產生電連接,通常係使用超音波或替代地回填焊料製程。此亦留下小空間於晶片的電路與下方安裝之間。在大部分情況下,電絕緣黏著劑被接著「下填」以提供更強的機械連接、提供熱橋、及確保焊料接點不會由於晶片與系統之剩餘者的差分加熱而受應力。
於其他實施例中,更新的封裝及晶粒至晶粒互連方式(諸如通過矽通孔(TSV)及矽插入器)被實施以製造高性能多晶片模組(MCM)及系統級封裝(SiP),其係結合依據文中所述之一或更多製程所製造的積體電路(IC)或者包括文中所述之一或更多特徵,依據本發明之實施例。
因此,本發明之實施例包括先進積體電路結構製造。
雖然特定實施例已被描述於上,但這些實施例不是想要限制本發明之範圍,即使其中僅有單一實施例係針對特定特徵而被描述。本發明中所提供之特徵的範例是想成為說明性而非限制性的,除非另有聲明。以上描述是想要涵蓋此等替代方式、修改、及同等物,如熟悉本技術人士將理解其具有本發明之優點。
本發明之範圍包括文中所揭露之任何特徵或特徵的組合(無論是明確地或暗示地)、或任何其一般化,無論其是否減輕文中所處理之任何或所有問題。因此,新的申請專利範圍可於本申請案(或請求其優先權之申請案)之執行期間被構想至任何此等特徵組合。特別地,參考後附申請專利範圍,來自附屬項申請專利範圍之特徵可與獨立項申請專利範圍之那些特徵結合,且來自個別獨立項申請專利範圍之特徵可以任何適當方式被結合而非僅以後附申請專利範圍中所列舉的特定組合。
下列範例係有關進一步的實施例。不同實施例之各種特徵可與所包括的某些特徵多樣地結合而將其他特徵排除以適合多種不同應用。
範例實施例1:一種積體電路結構包括一閘極結構在一半導體鰭片上方。一閘極端蓋隔離結構係側面地相鄰並接觸該閘極結構。一溝槽接點結構是在該半導體鰭片上方,其中該閘極端蓋隔離結構係側面地相鄰並接觸該溝槽接點結構。一局部閘極至接點互連將該閘極結構電連接至該溝槽接點結構。
範例實施例2:範例實施例1之積體電路結構,進一步包括一閘極插塞在該閘極端蓋隔離結構上方,該閘極插塞係側面地相鄰並接觸該閘極結構。
範例實施例3:範例實施例2之積體電路結構,其中該閘極插塞具有與該局部閘極至接點互連之一最上表面共面的一最上表面。
範例實施例4:範例實施例2或3之積體電路結構,其中該閘極插塞係與該閘極端蓋隔離結構垂直地失準。
範例實施例5:範例實施例2、3或4之積體電路結構,其中該閘極插塞具有大於該閘極端蓋隔離結構之一寬度的一寬度。
範例實施例6:範例實施例1、2、3、4或5之積體電路結構,其中該局部閘極至接點互連係與該溝槽接點結構相連。
範例實施例7:範例實施例1、2、3、4、5或6之積體電路結構,其中該閘極結構包括一局部閘極接點,及其中該局部閘極至接點互連是在該局部閘極接點上。
範例實施例8:範例實施例1、2、3、4、5、6或7之積體電路結構,進一步包括一溝槽接點插塞在該閘極端蓋隔離結構上方,該溝槽接點插塞係側面地相鄰並接觸該溝槽接點結構。
範例實施例9:範例實施例1、2、3、4、5、
6、7或8之積體電路結構,其中該半導體鰭片係突出通過一基材之上的一溝槽隔離區,及其中該閘極端蓋隔離結構是在該溝槽隔離區上。
範例實施例10:一種積體電路結構包括一第一閘極結構在一第一半導體鰭片上方。一第二閘極結構是在一第二半導體鰭片上方。一閘極端蓋隔離結構係介於該第一和第二半導體鰭片之間且側面地介於(並接觸與)該第一和第二閘極結構之間。在該第一半導體鰭片上方之一第一溝槽接點結構。在該第二半導體鰭片上方之一第二溝槽接點結構,該閘極端蓋隔離結構係側面地介於(並接觸與)該第一溝槽接點結構和該第二溝槽接點結構之間。一局部閘極至接點互連係電連接該第一閘極結構至該第一溝槽接點結構。
範例實施例11:範例實施例10之積體電路結構,進一步包括一閘極插塞在該閘極端蓋隔離結構上方且側面地介於(並接觸與)該第一和第二閘極結構之間。
範例實施例12:範例實施例11之積體電路結構,其中該閘極插塞具有與該局部閘極至接點互連之一最上表面共面的一最上表面。
範例實施例13:範例實施例11或12之積體電路結構,其中該閘極插塞係與該閘極端蓋隔離結構垂直地失準。
範例實施例14:範例實施例11、12或13之積體電路結構,其中該閘極插塞具有大於該閘極端蓋隔離結
構之一寬度的一寬度。
範例實施例15:範例實施例10、11、12、13或14之積體電路結構,其中該局部閘極至接點互連係與該第一溝槽接點結構相連。
範例實施例16:範例實施例10、11、12、13、14或15之積體電路結構,其中該第一閘極結構包括一局部閘極接點,及其中該局部閘極至接點互連是在該局部閘極接點上。
範例實施例17:範例實施例10、11、12、13、14、15或16之積體電路結構,進一步包括一閘極插塞在該閘極端蓋隔離結構上方且側面地介於(並接觸與)該第一和第二溝槽接點結構之間。
範例實施例18:範例實施例10、11、12、13、14、15、16或17之積體電路結構,其中該第一和第二半導體鰭片係突出通過一基材之上的一溝槽隔離區,及其中該閘極端蓋隔離結構是在該溝槽隔離區上。
範例實施例19:一種計算裝置包括一電路板和一耦合至該電路板之組件。該組件包括一積體電路結構,其包括一閘極結構在一半導體鰭片上方。一閘極端蓋隔離結構係側面地相鄰並接觸該閘極結構。一溝槽接點結構是在該半導體鰭片上方,其中該閘極端蓋隔離結構係側面地相鄰並接觸該溝槽接點結構。一局部閘極至接點互連將該閘極結構電連接至該溝槽接點結構。
範例實施例20:範例實施例19之計算裝置,
進一步包括一耦合至該電路板之記憶體。
範例實施例21:範例實施例19或20之計算裝置,進一步包括一耦合至該電路板之通訊晶片。
範例實施例22:範例實施例19、20或21之計算裝置,進一步包括一耦合至該電路板之相機。
範例實施例23:範例實施例19、20、21或22之計算裝置,進一步包括一耦合至該電路板之電池。
範例實施例24:範例實施例19、20、21、22或23之計算裝置,進一步包括一耦合至該電路板之天線。
範例實施例25:範例實施例19、20、21、22、23或24之計算裝置,其中該組件係一封裝積體電路晶粒。
200:積體電路結構
201:半導體基材
202:半導體鰭片
203:溝槽隔離區
204:閘極電極
205:鰭片硬遮罩
206:局部閘極接點
206A:上較窄區
206B:下區
207:閘極側壁間隔物
208:第一接點部分
210:第二接點部分
212:自對準壁(SAW)特徵
212A:其他SAGE特徵
213:SAGE結構
214:接點插塞
216:閘極插塞
218:鰭片修整隔離結構
220:閘極絕緣層
222:上覆層間電介質(ILD)材料
224:金屬線
226:導電通孔
228:插塞
230:電介質層
250:局部閘極至接點互連
Claims (25)
- 一種積體電路結構,包含: 在一半導體鰭片上方之一閘極結構; 一閘極端蓋隔離結構,其係側面地相鄰並接觸該閘極結構; 在該半導體鰭片上方之一溝槽接點結構,其中該閘極端蓋隔離結構係側面地相鄰並接觸該溝槽接點結構;及 一局部閘極至接點互連,其將該閘極結構電連接至該溝槽接點結構。
- 如請求項1之積體電路結構,進一步包含: 在該閘極端蓋隔離結構上方之一閘極插塞,該閘極插塞係側面地相鄰並接觸該閘極結構。
- 如請求項2之積體電路結構,其中該閘極插塞具有與該局部閘極至接點互連之一最上表面共面的一最上表面。
- 如請求項2之積體電路結構,其中該閘極插塞係與該閘極端蓋隔離結構垂直地失準。
- 如請求項2之積體電路結構,其中該閘極插塞具有大於該閘極端蓋隔離結構之一寬度的一寬度。
- 如請求項1之積體電路結構,其中該局部閘極至接點互連係與該溝槽接點結構相連。
- 如請求項1之積體電路結構,其中該閘極結構包含一局部閘極接點,及其中該局部閘極至接點互連是在該局部閘極接點上。
- 如請求項1之積體電路結構,進一步包含: 在該閘極端蓋隔離結構上方之一溝槽接點插塞,該溝槽接點插塞係側面地相鄰並接觸該溝槽接點結構。
- 如請求項1之積體電路結構,其中該半導體鰭片係突出通過一基材之上的一溝槽隔離區,及其中該閘極端蓋隔離結構是在該溝槽隔離區上。
- 一種積體電路結構,包含: 在一第一半導體鰭片上方之一第一閘極結構; 在一第二半導體鰭片上方之一第二閘極結構; 一閘極端蓋隔離結構,其係介於該第一和第二半導體鰭片之間且側面地介於(並接觸與)該第一和第二閘極結構之間; 在該第一半導體鰭片上方之一第一溝槽接點結構; 在該第二半導體鰭片上方之一第二溝槽接點結構,該閘極端蓋隔離結構係側面地介於(並接觸與)該第一溝槽接點結構和該第二溝槽接點結構之間;及 一局部閘極至接點互連,其將該第一閘極結構電連接至該第一溝槽接點結構。
- 如請求項10之積體電路結構,進一步包含: 一閘極插塞,其係在該閘極端蓋隔離結構上方且側面地介於(並接觸與)該第一和第二閘極結構之間。
- 如請求項11之積體電路結構,其中該閘極插塞具有與該局部閘極至接點互連之一最上表面共面的一最上表面。
- 如請求項11之積體電路結構,其中該閘極插塞係與該閘極端蓋隔離結構垂直地失準。
- 如請求項11之積體電路結構,其中該閘極插塞具有大於該閘極端蓋隔離結構之一寬度的一寬度。
- 如請求項10之積體電路結構,其中該局部閘極至接點互連係與該第一溝槽接點結構相連。
- 如請求項10之積體電路結構,其中該第一閘極結構包含一局部閘極接點,及其中該局部閘極至接點互連是在該局部閘極接點上。
- 如請求項10之積體電路結構,進一步包含: 一溝槽接點插塞,其係在該閘極端蓋隔離結構上方且側面地介於(並接觸與)該第一和第二溝槽接點結構之間。
- 如請求項10之積體電路結構,其中該第一和第二半導體鰭片係突出通過一基材之上的一溝槽隔離區,及其中該閘極端蓋隔離結構是在該溝槽隔離區上。
- 一種計算裝置,包含: 一電路板;及 一耦合至該電路板之組件,該組件包括一積體電路結構,其包含: 在一半導體鰭片上方之一閘極結構; 一閘極端蓋隔離結構,其係側面地相鄰並接觸該閘極結構; 在該半導體鰭片上方之一溝槽接點結構,其中該閘極端蓋隔離結構係側面地相鄰並接觸該溝槽接點結構;及 一局部閘極至接點互連,其將該閘極結構電連接至該溝槽接點結構。
- 如請求項19之計算裝置,進一步包含: 一耦合至該電路板之記憶體。
- 如請求項19之計算裝置,進一步包含: 一耦合至該電路板之通訊晶片。
- 如請求項19之計算裝置,進一步包含: 一耦合至該電路板之相機。
- 如請求項19之計算裝置,進一步包含: 一耦合至該電路板之電池。
- 如請求項19之計算裝置,進一步包含: 一耦合至該電路板之天線。
- 如請求項19之計算裝置,其中該組件係一封裝積體電路晶粒。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/294,210 | 2019-03-06 | ||
US16/294,210 US11424245B2 (en) | 2019-03-06 | 2019-03-06 | Self-aligned gate endcap (SAGE) architecture having gate contacts |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202101768A TW202101768A (zh) | 2021-01-01 |
TWI833887B true TWI833887B (zh) | 2024-03-01 |
Family
ID=72146738
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109102991A TWI833887B (zh) | 2019-03-06 | 2020-01-31 | 具有閘極接點之自對準閘極端蓋(sage)架構 |
Country Status (4)
Country | Link |
---|---|
US (3) | US11424245B2 (zh) |
CN (1) | CN111668215A (zh) |
DE (1) | DE102020102933A1 (zh) |
TW (1) | TWI833887B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11424245B2 (en) * | 2019-03-06 | 2022-08-23 | Intel Corporation | Self-aligned gate endcap (SAGE) architecture having gate contacts |
KR20210011214A (ko) * | 2019-07-22 | 2021-02-01 | 삼성전자주식회사 | 도핑 영역을 갖는 저항 소자 및 이를 포함하는 반도체 소자 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130187206A1 (en) * | 2012-01-24 | 2013-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and Methods for Forming the Same |
US20160233298A1 (en) * | 2013-12-19 | 2016-08-11 | Intel Corporation | Self-Aligned Gate Edge and Local Interconnect and Method to Fabricate Same |
US20170018620A1 (en) * | 2015-07-17 | 2017-01-19 | Qualcomm Incorporated | Device and method to connect gate regions separated using a gate cut |
WO2018063259A1 (en) * | 2016-09-29 | 2018-04-05 | Intel Corporation | Metal resistor and self-aligned gate edge (sage) architecture having a metal resistor |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11424245B2 (en) * | 2019-03-06 | 2022-08-23 | Intel Corporation | Self-aligned gate endcap (SAGE) architecture having gate contacts |
-
2019
- 2019-03-06 US US16/294,210 patent/US11424245B2/en active Active
-
2020
- 2020-01-31 TW TW109102991A patent/TWI833887B/zh active
- 2020-02-05 DE DE102020102933.0A patent/DE102020102933A1/de active Pending
- 2020-02-06 CN CN202010081594.9A patent/CN111668215A/zh active Pending
-
2022
- 2022-07-11 US US17/862,305 patent/US11935892B2/en active Active
-
2024
- 2024-01-11 US US18/410,917 patent/US20240145477A1/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130187206A1 (en) * | 2012-01-24 | 2013-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and Methods for Forming the Same |
US20160233298A1 (en) * | 2013-12-19 | 2016-08-11 | Intel Corporation | Self-Aligned Gate Edge and Local Interconnect and Method to Fabricate Same |
US20170018620A1 (en) * | 2015-07-17 | 2017-01-19 | Qualcomm Incorporated | Device and method to connect gate regions separated using a gate cut |
WO2018063259A1 (en) * | 2016-09-29 | 2018-04-05 | Intel Corporation | Metal resistor and self-aligned gate edge (sage) architecture having a metal resistor |
Also Published As
Publication number | Publication date |
---|---|
CN111668215A (zh) | 2020-09-15 |
US20240145477A1 (en) | 2024-05-02 |
TW202101768A (zh) | 2021-01-01 |
US11424245B2 (en) | 2022-08-23 |
US20220352165A1 (en) | 2022-11-03 |
US20200286890A1 (en) | 2020-09-10 |
DE102020102933A1 (de) | 2020-09-10 |
US11935892B2 (en) | 2024-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11876121B2 (en) | Self-aligned gate endcap (SAGE) architecture having gate or contact plugs | |
US11705453B2 (en) | Self-aligned gate endcap (SAGE) architecture having local interconnects | |
TWI839470B (zh) | 具有垂直溝槽之源極或汲極結構 | |
US20240145477A1 (en) | Self-aligned gate endcap (sage) architecture having gate contacts | |
EP4044231A1 (en) | Integrated circuit structure with front side signal lines and backside power delivery | |
CN111755442A (zh) | 锗n沟道装置的源极或漏极结构 | |
CN110660796A (zh) | 具有接触蚀刻停止层的源极或漏极结构 | |
US12021149B2 (en) | Fin smoothing and integrated circuit structures resulting therefrom | |
TW202145564A (zh) | 具有高磷摻雜物濃度的源極和汲極 | |
TW202114064A (zh) | 具有金屬氧化物層以抑制短路的有源閘極上方接點結構 | |
EP3758054A1 (en) | Self-aligned gate endcap (sage) architecture having vertical transistor with sage gate structure | |
KR102553784B1 (ko) | 랩-어라운드 콘택들을 제조하기 위한 금속 화학 기상 증착 접근법들 및 결과 구조들 | |
TWI842821B (zh) | 具有局部互連體的自對準閘極端帽(sage)架構 | |
US12051692B2 (en) | Integrated circuit structure with front side signal lines and backside power delivery | |
TW202422879A (zh) | 具有閘極接點之自對準閘極端蓋(sage)架構 | |
US20240178101A1 (en) | Integrated circuit structure with recessed trench contact and deep boundary via | |
US20230420512A1 (en) | Integrated circuit structure with backside power staple | |
US20240063210A1 (en) | Integrated circuit structure with backside power delivery for multi-height standard cell circuits | |
US20230420360A1 (en) | Integrated circuit structure with recessed self-aligned deep boundary via | |
US20240186395A1 (en) | Lined conductive structures for trench contact | |
KR20230094131A (ko) | 후면 전력 전달을 갖는 집적 회로 구조 | |
CN117716495A (zh) | 具有掩埋功率轨的集成电路结构 | |
TW202329382A (zh) | 用於先進積體電路結構製造的具有導電溝槽接點之主動閘極結構上方的接觸 | |
TW202105721A (zh) | 具有磷砷共摻雜物的源極或汲極結構 |