TWI813047B - Liquid crystal display device and driving method thereof - Google Patents
Liquid crystal display device and driving method thereof Download PDFInfo
- Publication number
- TWI813047B TWI813047B TW110140021A TW110140021A TWI813047B TW I813047 B TWI813047 B TW I813047B TW 110140021 A TW110140021 A TW 110140021A TW 110140021 A TW110140021 A TW 110140021A TW I813047 B TWI813047 B TW I813047B
- Authority
- TW
- Taiwan
- Prior art keywords
- liquid crystal
- signal
- aforementioned
- display device
- voltage
- Prior art date
Links
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 91
- 238000000034 method Methods 0.000 title claims description 20
- 238000012937 correction Methods 0.000 claims abstract description 28
- 239000003990 capacitor Substances 0.000 claims abstract description 26
- 239000010410 layer Substances 0.000 description 79
- 238000010586 diagram Methods 0.000 description 18
- 238000005259 measurement Methods 0.000 description 12
- 239000011521 glass Substances 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 239000000470 constituent Substances 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000002834 transmittance Methods 0.000 description 3
- 238000009825 accumulation Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 230000002301 combined effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Landscapes
- Liquid Crystal (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
液晶顯示裝置,其具備:複數個像素,具有開關元件及連接於開關元件的液晶電容;複數條掃描線,連接於各個開關元件,且傳送用以開啟開關元件的掃描信號;複數條信號線,連接於各個開關元件,且傳送經由開關元件施加於液晶電容的顯示信號;及信號線驅動電路,對複數條信號線之每一者施加顯示信號。複數條掃描線,具有多層配線構造。信號線驅動電路係將對每掃描線的層添加了不同修正值的顯示信號施加於對應之信號線。A liquid crystal display device is provided with: a plurality of pixels with switching elements and liquid crystal capacitors connected to the switching elements; a plurality of scanning lines connected to each switching element and transmitting scanning signals for turning on the switching elements; a plurality of signal lines, It is connected to each switching element and transmits the display signal applied to the liquid crystal capacitor through the switching element; and the signal line driving circuit applies the display signal to each of the plurality of signal lines. A plurality of scan lines and a multi-layer wiring structure. The signal line driving circuit applies display signals with different correction values added to the layers of each scanning line to the corresponding signal lines.
Description
本實施形態係關於一種液晶顯示裝置及其驅動方法。This embodiment relates to a liquid crystal display device and a driving method thereof.
已知一種主動矩陣型之液晶顯示裝置,係使用薄膜電晶體(TFT)作為主動元件。液晶顯示裝置係具有顯示電極、共同電極及像素。像素包含夾持於顯示電極與共同電極之間的液晶層。於液晶顯示裝置中,藉由控制隔著TFT施加於顯示電極之電壓的大小,可改變顯示時的階度。There is known an active matrix type liquid crystal display device that uses thin film transistors (TFTs) as active elements. A liquid crystal display device has display electrodes, common electrodes and pixels. The pixels include a liquid crystal layer sandwiched between a display electrode and a common electrode. In a liquid crystal display device, by controlling the magnitude of the voltage applied to the display electrode through the TFT, the display gradation can be changed.
在此,若連續地對使用於液晶顯示裝置的液晶施加直流電壓,則會產生劣化。因此,液晶顯示裝置係藉由交流驅動而驅動,該交流驅動係以例如每幀的固定間隔使施加於液晶層之電壓的極性反轉。於交流驅動的情況下,TFT係在從開啟(ON)切換為關閉(OFF)的時刻產生饋通電壓(Feed through voltage)。施加於顯示電極的電壓,藉由饋通電壓而下降。因此,為了以合適之階度位準(gradation level)進行顯示,需要修正因饋通電壓而引起的電壓下降。過往,藉由使施加於共同電極的共同電壓增加相當於饋通電壓的電壓下降量之量,以修正因饋通電壓而引起的電壓下降。Here, if a DC voltage is continuously applied to the liquid crystal used in the liquid crystal display device, deterioration will occur. Therefore, the liquid crystal display device is driven by AC drive that inverts the polarity of the voltage applied to the liquid crystal layer at fixed intervals, for example, every frame. In the case of AC driving, the TFT generates a feed through voltage when it switches from ON to OFF. The voltage applied to the display electrodes is reduced by the feedthrough voltage. Therefore, in order to perform display at an appropriate gradation level, the voltage drop caused by the feedthrough voltage needs to be corrected. In the past, the voltage drop caused by the feed-through voltage was corrected by increasing the common voltage applied to the common electrode by an amount equivalent to the voltage drop of the feed-through voltage.
此外,近年來,進一步要求液晶顯示裝置之顯示面板的框緣狹窄化。在顯示面板之框緣狹窄化的方法方面,已知一種將驅動TFT的掃描線作成多層配線構造的方法。於多層配線構造的情況下,就算使用相同的配線材料,配線之寬度等的完成程度也會因形成配線之條件的不同而產生變化。掃描線之寬度等的變化係與饋通電壓的變化息息相關。亦即,於多層配線構造中,饋通電壓可按每層變化。由於在每層中饋通電壓不同,而會產生顯示品質的降低、即當顯示時產生橫向條紋、或產生閃爍等。In addition, in recent years, there has been a further demand for a narrower frame of a display panel of a liquid crystal display device. As a method of narrowing the frame of a display panel, a method is known in which scanning lines for driving TFTs are formed into a multi-layer wiring structure. In the case of a multi-layer wiring structure, even if the same wiring material is used, the degree of completion such as the width of the wiring will vary depending on the conditions under which the wiring is formed. Changes in scan line width, etc. are closely related to changes in feedthrough voltage. That is, in a multi-layer wiring structure, the feedthrough voltage may vary for each layer. Due to the different feedthrough voltages in each layer, the display quality will be reduced, that is, horizontal stripes will be generated during display, or flickering will occur.
[發明欲解決之課題][Problem to be solved by the invention]
於饋通電壓是按每層而異之情況下,藉由改變共同電壓,並不能修正因饋通電壓而引起的電壓下降。In the case where the feedthrough voltage is different for each layer, the voltage drop caused by the feedthrough voltage cannot be corrected by changing the common voltage.
本實施形態,提供一種液晶顯示裝置及其驅動方法,其即使於掃描線為多層配線構造之情況下也可抑制顯示品質的降低。This embodiment provides a liquid crystal display device and a driving method thereof that can suppress degradation in display quality even when the scanning lines have a multilayer wiring structure.
第一態樣之液晶顯示裝置,其具備:複數個像素,具有開關元件、及連接於開關元件的液晶電容;複數條掃描線,連接於各個開關元件,且傳送用以開啟開關元件的掃描信號;複數條信號線,連接於各個開關元件,且傳送經由開關元件施加於液晶電容的顯示信號;及信號線驅動電路,對複數條信號線之每條信號線施加顯示信號。複數條掃描線,具有多層配線構造。信號線驅動電路係將對每掃描線的層添加了不同修正值的顯示信號施加於對應之信號線。A liquid crystal display device of a first aspect, which includes: a plurality of pixels with switching elements and liquid crystal capacitors connected to the switching elements; a plurality of scanning lines connected to each switching element and transmitting scanning signals for turning on the switching elements. ; A plurality of signal lines, connected to each switching element, and transmitting a display signal applied to the liquid crystal capacitor through the switching element; and a signal line driving circuit, applying a display signal to each of the plurality of signal lines. A plurality of scan lines and a multi-layer wiring structure. The signal line driving circuit applies display signals with different correction values added to the layers of each scanning line to the corresponding signal lines.
第二態樣之液晶顯示裝置的驅動方法,係具備:開關元件;複數個像素,具有連接於開關元件的液晶電容;複數條掃描線,連接於各個開關元件,且傳送用以開啟開關元件的掃描信號;複數條信號線,其連接於各個開關元件,且傳送經由開關元件施加於液晶電容的顯示信號;及信號線驅動電路,對複數條信號線之每條信號線施加顯示信號;且複數條掃描線具有多層配線構造,該液晶顯示裝置之驅動方法包含:藉由信號線驅動電路,將對每掃描線的層添加了不同修正值的顯示信號施加於對應之信號線。 [發明之效果] The driving method of the liquid crystal display device of the second aspect includes: a switching element; a plurality of pixels having liquid crystal capacitors connected to the switching element; and a plurality of scanning lines connected to each switching element and transmitting signals for turning on the switching element. scanning signal; a plurality of signal lines connected to each switching element and transmitting a display signal applied to the liquid crystal capacitor through the switching element; and a signal line driving circuit applying a display signal to each signal line of the plurality of signal lines; and The scanning lines have a multi-layer wiring structure. The driving method of the liquid crystal display device includes: using a signal line driving circuit to apply display signals with different correction values added to the layers of each scanning line to the corresponding signal lines. [Effects of the invention]
根據實施形態,可提供一種即使掃描線為多層配線構造,也可抑制顯示品質的降低之液晶顯示裝置及其驅動方法。According to the embodiment, it is possible to provide a liquid crystal display device and a driving method thereof that can suppress deterioration in display quality even if the scanning lines have a multilayer wiring structure.
[用以實施發明的形態][Form used to implement the invention]
以下,參照圖式對實施形態進行說明。圖1為實施形態之液晶顯示裝置1的佈局圖。液晶顯示裝置1,包含像素陣列10及驅動器積體電路(IC)11。此外,於圖1中,對X方向及Y方向進行了定義。X方向係與Y方向交叉。X方向例如為液晶顯示裝置1的水平方向。Y方向例如為液晶顯示裝置1的垂直方向。Hereinafter, embodiments will be described with reference to the drawings. FIG. 1 is a layout diagram of the liquid crystal display device 1 according to the embodiment. The liquid crystal display device 1 includes a pixel array 10 and a driver integrated circuit (IC) 11 . In addition, in FIG. 1 , the X direction and the Y direction are defined. The X direction intersects the Y direction. The X direction is, for example, the horizontal direction of the liquid crystal display device 1 . The Y direction is, for example, the vertical direction of the liquid crystal display device 1 .
於像素陣列10配置有分別朝X方向延伸的複數條掃描線GL、及分別朝Y方向延伸的複數條信號線SL。掃描線GL係用以傳送掃描信號的配線。於圖1中,關於掃描線GL,係從圖1之上方依序被編號為GL1、GL2、GL3、…。如圖1所示,奇數編號之掃描線GL1、GL3、GL5、…係從像素陣列10的左側迂迴。偶數編號之掃描線GL2、GL4、GL6、…,係從像素陣列10的右側迂迴。信號線SL係用以傳輸顯示信號的配線。於圖1中,信號線SL係從圖1的左側依序被編號為SL1、SL2、SL3、…。The pixel array 10 is provided with a plurality of scan lines GL extending in the X direction and a plurality of signal lines SL extending in the Y direction. The scanning line GL is a wiring for transmitting scanning signals. In FIG. 1 , the scan lines GL are numbered GL1, GL2, GL3, . . . in sequence from the top of FIG. 1 . As shown in FIG. 1 , the odd-numbered scan lines GL1 , GL3 , GL5 , . . . are detoured from the left side of the pixel array 10 . The even-numbered scan lines GL2, GL4, GL6, ... are detoured from the right side of the pixel array 10. The signal line SL is a wiring used to transmit display signals. In FIG. 1 , the signal lines SL are numbered SL1, SL2, SL3, . . . in sequence from the left side of FIG. 1 .
圖2A為沿圖1中之2A-2A線的剖視圖。圖2B為沿圖1中之2B-2B線的剖視圖。如圖2A及圖2B所示,掃描線GL具有2層配線構造。於形成有像素陣列10之玻璃基板GS上,依序形成配置有掃描線GL的M1層及M2層。M1層與M2層係藉由層間絕緣膜所絕緣。並且,如圖2A所示,奇數編號的掃描線GL1、GL3、GL5、…係被分為2層進行配置。例如,掃描線GL1、GL5、GL9、…係配置於下層即M1層。此外,掃描線GL3、GL7、GL11、…係配置於上層即M2層。同樣地,如圖2B所示,偶數編號的掃描線GL2、GL4、GL6、…也被分為2層進行配置。例如,掃描線GL2、GL6、GL10、…係配置於下層即M1層。此外,掃描線GL4、GL8、GL12、…係配置於上層即M2層。FIG. 2A is a cross-sectional view along line 2A-2A in FIG. 1 . FIG. 2B is a cross-sectional view along line 2B-2B in FIG. 1 . As shown in FIGS. 2A and 2B , the scan line GL has a two-layer wiring structure. On the glass substrate GS on which the pixel array 10 is formed, the M1 layer and the M2 layer configured with the scan lines GL are sequentially formed. The M1 layer and the M2 layer are insulated by an interlayer insulating film. Furthermore, as shown in FIG. 2A , the odd-numbered scanning lines GL1, GL3, GL5, ... are divided into two layers and arranged. For example, the scan lines GL1, GL5, GL9, ... are arranged in the lower layer, that is, the M1 layer. In addition, the scanning lines GL3, GL7, GL11, ... are arranged in the upper layer, that is, the M2 layer. Similarly, as shown in FIG. 2B , the even-numbered scanning lines GL2, GL4, GL6, ... are also divided into two layers and arranged. For example, the scan lines GL2, GL6, GL10, ... are arranged in the lower layer, that is, the M1 layer. In addition, the scanning lines GL4, GL8, GL12, ... are arranged in the upper layer, that is, the M2 layer.
在此,如圖2A及圖2B所示,形成於M1層之掃描線GL1、GL2、GL5、GL6的配線寬度係被圖示成比形成於M2層的掃描線GL3、GL4、GL7、GL8的配線寬度還寬。這是因為M1層的掃描線形成於玻璃基板GS上,且相對第M2層的掃描線形成於M1層上之緣故。由於形成配線之條件的不同,即使使用相同的配線材料且試圖形成為相同的寬度,仍會產生配線之寬度等的完成程度的差異。於圖2A及2B中,呈現該配線之形成時之完成程度的差。Here, as shown in FIGS. 2A and 2B , the wiring widths of the scanning lines GL1, GL2, GL5, and GL6 formed in the M1 layer are shown to be larger than the wiring widths of the scanning lines GL3, GL4, GL7, and GL8 formed in the M2 layer. The wiring width is still wide. This is because the scanning lines of the M1 layer are formed on the glass substrate GS, and the scanning lines of the M2-th layer are formed on the M1 layer. Due to different conditions for forming wiring, even if the same wiring material is used and the wiring is formed to have the same width, there will still be a difference in the degree of completion such as the width of the wiring. In FIGS. 2A and 2B , the difference in the degree of completion when the wiring is formed is shown.
驅動IC11係配置於像素陣列10下側的位置。驅動IC11係與掃描線GL、信號線SL連接。驅動IC11可由IC晶片構成。The driver IC 11 is disposed on the lower side of the pixel array 10 . The driver IC 11 is connected to the scanning line GL and the signal line SL. The driver IC 11 can be composed of an IC chip.
圖3為液晶顯示裝置1的方塊圖。如上述,於像素陣列10配置有朝X方向延伸的複數條掃描線GL1、GL2、…、及朝Y方向延伸的複數條信號線SL1、SL2、…。於掃描線GL與信號線SL的交叉區域配置有像素PX。FIG. 3 is a block diagram of the liquid crystal display device 1 . As mentioned above, the pixel array 10 is provided with a plurality of scanning lines GL1, GL2, ... extending in the X direction and a plurality of signal lines SL1, SL2, ... extending in the Y direction. The pixel PX is arranged in the intersection area of the scanning line GL and the signal line SL.
圖4為表示像素PX的構成之圖。一個像素PX具有液晶電容Clc、開關元件101及蓄積電容Cs。FIG. 4 is a diagram showing the structure of the pixel PX. One pixel PX has a liquid crystal capacitor Clc, a switching element 101, and a storage capacitor Cs.
液晶電容Clc係由顯示電極DE、共同電極CE、及液晶層LC所構成。顯示電極DE係ITO等的透明電極,且按每個像素PX形成於前述玻璃基板GS上。共同電極CE係形成於以與玻璃基板GS對向之方式配置的玻璃基板上,且是與各顯示電極DE對向的例如1片透明電極。液晶層LC係被夾持於顯示電極DE與共同電極CE之間的液晶之層。The liquid crystal capacitor Clc is composed of a display electrode DE, a common electrode CE, and a liquid crystal layer LC. The display electrode DE is a transparent electrode such as ITO, and is formed on the aforementioned glass substrate GS for each pixel PX. The common electrode CE is formed on a glass substrate arranged to face the glass substrate GS, and is, for example, one transparent electrode facing each of the display electrodes DE. The liquid crystal layer LC is a layer of liquid crystal sandwiched between the display electrode DE and the common electrode CE.
開關元件101例如為薄膜電晶體(TFT)。當開關元件101為TFT時,TFT的源極電極S連接於信號線SL,閘極電極G連接於掃描線GL,而汲極電極D連接於液晶電容Clc的顯示電極DE。The switching element 101 is, for example, a thin film transistor (TFT). When the switching element 101 is a TFT, the source electrode S of the TFT is connected to the signal line SL, the gate electrode G is connected to the scan line GL, and the drain electrode D is connected to the display electrode DE of the liquid crystal capacitor Clc.
蓄積電容Cs係與液晶電容Clc並聯連接。蓄積電容Cs係具有抑制在顯示電極DE產生的電位變動、並且將施加於液晶層LC的電壓保持迄至被施加下一顯示信號為止的功能。蓄積電容Cs係由顯示電極DE、蓄積電極(也稱為蓄積電容線)AE、及夾持於其等之間的絕緣膜IL構成。The storage capacitor Cs is connected in parallel with the liquid crystal capacitor Clc. The storage capacitor Cs has the function of suppressing the potential variation occurring in the display electrode DE and maintaining the voltage applied to the liquid crystal layer LC until the next display signal is applied. The storage capacitor Cs is composed of a display electrode DE, a storage electrode (also called a storage capacitor line) AE, and an insulating film IL sandwiched between them.
驅動IC11係具有掃描線驅動電路111、信號線驅動電路112、共同電極驅動電路113、電壓產生電路114、及控制電路115。The driving IC 11 has a scanning line driving circuit 111, a signal line driving circuit 112, a common electrode driving circuit 113, a voltage generating circuit 114, and a control circuit 115.
掃描線驅動電路111係電性連接於掃描線GL。掃描線驅動電路111係根據從控制電路115傳送的控制信號,將包含於像素PX中的用以開啟(ON)或關閉(OFF)開關元件101的掃描信號傳送至像素陣列10。The scan line driving circuit 111 is electrically connected to the scan line GL. The scanning line driving circuit 111 transmits the scanning signal included in the pixel PX to turn on (ON) or turn off (OFF) the switching element 101 to the pixel array 10 according to the control signal transmitted from the control circuit 115 .
信號線驅動電路112係電性連接於信號線SL。信號線驅動電路112係從控制電路115接收控制信號及顯示資料。信號線驅動電路112,根據控制信號,將與顯示資料對應的顯示信號傳送至像素陣列10。顯示信號係具有與顯示資料對應之階度位準的電壓信號。實施形態之信號線驅動電路112,包含修正值記憶體112a。修正值記憶體112a係用以記憶修正值之快閃記憶體等之非揮發性記憶體,該修正值係用以修正因具有多層配線構造之掃描線的完成程度之差而引起的每層之饋通電壓的差異。The signal line driving circuit 112 is electrically connected to the signal line SL. The signal line driving circuit 112 receives control signals and display data from the control circuit 115 . The signal line driving circuit 112 transmits the display signal corresponding to the display data to the pixel array 10 according to the control signal. The display signal is a voltage signal with a gradation level corresponding to the display data. The signal line driving circuit 112 of the embodiment includes a correction value memory 112a. The correction value memory 112a is a non-volatile memory such as a flash memory for storing a correction value for correcting the difference in completion level of each layer caused by the difference in completion level of the scanning line having a multi-layer wiring structure. Difference in feedthrough voltage.
共同電極驅動電路113係連接於共同電極CE及蓄積電極AE。共同電極驅動電路113生成共同電壓,且將該共同電壓供給於像素陣列10內的共同電極CE及蓄積電極AE。The common electrode driving circuit 113 is connected to the common electrode CE and the accumulation electrode AE. The common electrode driving circuit 113 generates a common voltage and supplies the common voltage to the common electrode CE and the storage electrode AE in the pixel array 10 .
電壓產生電路114係生成在掃描線驅動電路111中使用的電壓、於信號線驅動電路112中使用的電壓、及在共同電極驅動電路113中使用的電壓等這類在液晶顯示裝置1的動作所需的各種電壓,且將這些電壓供給於對應的電路。The voltage generating circuit 114 generates a voltage used in the scanning line driving circuit 111, a voltage used in the signal line driving circuit 112, and a voltage used in the common electrode driving circuit 113, which are used in the operation of the liquid crystal display device 1. Various voltages are required, and these voltages are supplied to the corresponding circuits.
控制電路115係統籌控制液晶顯示裝置1的動作。控制電路115從外部接收顯示資料DT及控制信號CNT。控制電路115根據顯示資料DT及控制信號CNT,生成各種控制信號,且將生成的控制信號傳送至對應的電路。The control circuit 115 systematically controls the operation of the liquid crystal display device 1 . The control circuit 115 receives display data DT and control signal CNT from the outside. The control circuit 115 generates various control signals based on the display data DT and the control signal CNT, and transmits the generated control signals to the corresponding circuits.
接著,對液晶顯示裝置1的動作進行說明。當於液晶顯示裝置1中進行圖像的顯示時,將顯示資料DT及控制信號CNT輸入至控制電路115。顯示資料DT係表示構成圖像之各個像素的階度位準的資料。控制電路115係從控制信號CNT生成控制信號。所生成之控制信號,例如為垂直同步信號及水平同步信號。控制電路115係於各個預定的時刻將垂直同步信號及水平同步信號傳送至掃描線驅動電路111。此外,控制電路115係於各個預定的時刻將垂直同步信號及水平同步信號傳送至信號線驅動電路112。並且,控制電路115將顯示資料傳送至信號線驅動電路112。Next, the operation of the liquid crystal display device 1 will be described. When the liquid crystal display device 1 displays an image, the display data DT and the control signal CNT are input to the control circuit 115 . The display data DT is data indicating the gradation level of each pixel constituting the image. The control circuit 115 generates a control signal from the control signal CNT. The generated control signals are, for example, vertical synchronization signals and horizontal synchronization signals. The control circuit 115 transmits the vertical synchronization signal and the horizontal synchronization signal to the scan line driving circuit 111 at each predetermined time. In addition, the control circuit 115 transmits the vertical synchronization signal and the horizontal synchronization signal to the signal line driving circuit 112 at each predetermined time. Furthermore, the control circuit 115 transmits the display data to the signal line driving circuit 112 .
掃描線驅動電路111係在每當接收水平同步信號時,經由掃描線GL傳送用以開啟(ON)開關元件101的掃描信號。藉此,與水平同步信號同步,以掃描線GL1、GL2、…的順序逐列將開關元件101開啟。The scanning line driving circuit 111 transmits a scanning signal for turning on the switching element 101 via the scanning line GL every time it receives a horizontal synchronization signal. Thereby, in synchronization with the horizontal synchronization signal, the switching elements 101 are turned on column by column in the order of the scanning lines GL1, GL2, ....
信號線驅動電路112係對顯示資料進行解碼,生成具有與藉由顯示資料所顯示的階度位準對應之振幅的顯示信號。然後,信號線驅動電路112係在每當接收水平同步信號時,經由信號線SL傳送1列份的顯示信號。當開關元件101開啟時,將顯示信號施加於對應之像素PX的顯示電極DE。藉此,可將和對應於顯示信號之顯示電極電壓與施加於共同電極CE的共同電壓之差分相對應的電壓施加於對應之像素PX的液晶層LC。液晶具有根據施加之電壓的大小而變化透射率的特性。因此,例如,配置於玻璃基板GS背面之背光的光的透射率係根據施加於液晶電容Clc的電壓而變化。因此,各個像素PX使與階度位準對應之亮度的光透射。如此,在液晶顯示裝置1中進行圖像顯示。The signal line driving circuit 112 decodes the display data and generates a display signal having an amplitude corresponding to the gradation level displayed by the display data. Then, the signal line driving circuit 112 transmits a display signal for one column via the signal line SL every time it receives the horizontal synchronization signal. When the switching element 101 is turned on, the display signal is applied to the display electrode DE of the corresponding pixel PX. Thereby, a voltage corresponding to the difference between the display electrode voltage corresponding to the display signal and the common voltage applied to the common electrode CE can be applied to the liquid crystal layer LC of the corresponding pixel PX. Liquid crystals have the characteristic that their transmittance changes depending on the magnitude of the applied voltage. Therefore, for example, the light transmittance of the backlight disposed on the back surface of the glass substrate GS changes according to the voltage applied to the liquid crystal capacitor Clc. Therefore, each pixel PX transmits light with brightness corresponding to the gradation level. In this way, image display is performed on the liquid crystal display device 1 .
此外,將與液晶電容Clc相同大小之電壓施加於蓄積電容Cs。藉由蓄積電容Cs抑制產生於顯示電極DE的電位變動,且將施加於液晶層LC的電壓保持迄至被施加下一顯示信號為止。In addition, a voltage with the same magnitude as the liquid crystal capacitor Clc is applied to the storage capacitor Cs. The storage capacitor Cs suppresses the potential variation occurring in the display electrode DE and maintains the voltage applied to the liquid crystal layer LC until the next display signal is applied.
在此,液晶具有若連續被施加直流電壓則會劣化的特性。因此,信號線驅動電路112係進行交流驅動,該交流驅動係以固定間隔使施加於液晶層LC之電壓的極性、即施加於顯示電極DE之顯示信號的極性反轉。該固定間隔係例如為接收垂直同步信號的間隔、即一幀間隔。Here, liquid crystal has characteristics that deteriorate if a DC voltage is continuously applied. Therefore, the signal line driving circuit 112 performs AC driving that inverts the polarity of the voltage applied to the liquid crystal layer LC, that is, the polarity of the display signal applied to the display electrode DE at regular intervals. The fixed interval is, for example, an interval for receiving vertical synchronization signals, that is, one frame interval.
圖5為表示液晶顯示裝置1在驅動時的信號波形之圖。圖5中表示從上方起依序為顯示掃描線GL1-GL5的掃描信號、顯示電極電壓(正極驅動時、負極驅動時)。此外,於圖5中,假定將與相同之階度位準對應的顯示信號施加於各列之像素PX。FIG. 5 is a diagram showing signal waveforms when the liquid crystal display device 1 is driven. FIG. 5 shows the scanning signals and display electrode voltages of the display scanning lines GL1 to GL5 in order from the top (when driven by the positive electrode and when driven by the negative electrode). In addition, in FIG. 5 , it is assumed that display signals corresponding to the same gradation level are applied to the pixels PX in each column.
於交流驅動中,藉由圖4所示之像素PX的開關元件(TFT)101的閘極電極G與顯示電極DE之間的寄生電容,於開關元件101之關閉時產生饋通電壓。藉由饋通電壓,於顯示電極電壓產生電壓下降。於開關元件101之關閉期間遠大於開啟期間的情況下,由顯示電極電壓之平均值減去饋通電壓後的電壓成為實質施加於液晶層LC的電壓的平均值。因為此種之饋通電壓的影響,於正極驅動時及負極驅動時,在施加於液晶層LC之電壓的平均值的絕對值上會產生差值。亦即,在正極驅動時施加於液晶層之電壓低於原本之電壓,且在負極驅動時施加於液晶層之電壓高於原本之電壓。在正極驅動時及負極驅動時之施加於液晶層LC的電壓的差異係呈現一幀周期的閃爍。在此,假如饋通電壓在所有之水平期間固定,則藉由使共同電壓預先增加饋通電壓的量,可修正因饋通電壓引起之電壓下降的影響。In AC driving, the parasitic capacitance between the gate electrode G and the display electrode DE of the switching element (TFT) 101 of the pixel PX shown in FIG. 4 generates a feedthrough voltage when the switching element 101 is turned off. By feeding through the voltage, a voltage drop occurs in the display electrode voltage. When the off period of the switching element 101 is much longer than the on period, the voltage obtained by subtracting the feedthrough voltage from the average value of the display electrode voltages becomes the average value of the voltages actually applied to the liquid crystal layer LC. Due to the influence of such feed-through voltage, a difference will occur in the absolute value of the average value of the voltage applied to the liquid crystal layer LC during positive driving and negative driving. That is, the voltage applied to the liquid crystal layer during positive electrode driving is lower than the original voltage, and the voltage applied to the liquid crystal layer during negative electrode driving is higher than the original voltage. The difference in voltage applied to the liquid crystal layer LC during positive driving and negative driving causes flickering of one frame period. Here, if the feed-through voltage is fixed during all levels, the influence of the voltage drop caused by the feed-through voltage can be corrected by increasing the common voltage by the amount of the feed-through voltage in advance.
相對地,於掃描信號因掃描線GL之電阻及電容的影響而有圓形畸變(rounding)的情況下,關閉開關元件101後的電壓,高於掃描信號未產生圓形畸變之情況。因此,饋通電壓降低。例如,如圖2A及圖2B所示,在M2層的掃描線GL3、GL4的配線寬度小於M1層的掃描線GL1、GL2、GL5的配線寬度之情況下,掃描線GL3、GL4之配線電阻高於掃描線GL1、GL2、GL5的配線電阻。因此,如圖5所示,可能在掃描線GL3、GL4的掃描信號產生圓形畸變。假設於掃描線GL3、GL4的掃描信號產生了圓形畸變,則如圖5所示,與掃描線GL3及GL4對應之水平期間的饋通電壓低於與掃描線GL1、GL2及GL5對應之水平期間的饋通電壓。其結果,於與掃描線GL3及GL4對應之水平期間施加於液晶層LC的電壓的平均值,會高於其他之水平期間。施加於液晶層LC之電壓的差異係呈現為在一幀期間內進行顯示時的橫向條紋。此外,與掃描信號無圓形畸變時相同,於正極驅動時及負極驅動時施加於液晶層LC的電壓的差異係呈現為在一幀周期內的閃爍。然而,於與掃描線GL1、GL2、GL5對應之水平期間及與掃描線GL3、GL4對應之水平期間,饋通電壓的大小不同。因此,例如,即使與對應於掃描線GL1、GL2、GL5之水平期間中的饋通電壓配合而增加共同電壓,也不能抑制在與掃描線GL3、GL4對應之水平期間的閃爍。On the contrary, when the scanning signal has rounding distortion due to the influence of the resistance and capacitance of the scanning line GL, the voltage after turning off the switching element 101 is higher than the case where the scanning signal does not have rounding distortion. Therefore, the feedthrough voltage decreases. For example, as shown in FIGS. 2A and 2B , when the wiring width of the scanning lines GL3 and GL4 of the M2 layer is smaller than the wiring width of the scanning lines GL1, GL2 and GL5 of the M1 layer, the wiring resistance of the scanning lines GL3 and GL4 is high. Wiring resistance for scan lines GL1, GL2, and GL5. Therefore, as shown in FIG. 5 , circular distortion may occur in the scanning signals of scanning lines GL3 and GL4. Assuming that circular distortion occurs in the scanning signals of scanning lines GL3 and GL4, as shown in Figure 5, the feedthrough voltage in the horizontal period corresponding to scanning lines GL3 and GL4 is lower than the horizontal period corresponding to scanning lines GL1, GL2 and GL5. feedthrough voltage. As a result, the average value of the voltage applied to the liquid crystal layer LC in the horizontal periods corresponding to the scanning lines GL3 and GL4 will be higher than that in other horizontal periods. Differences in voltage applied to the liquid crystal layer LC appear as lateral stripes during display during one frame. In addition, just like when the scanning signal has no circular distortion, the difference in voltage applied to the liquid crystal layer LC during positive driving and negative driving appears as a flicker within one frame period. However, in the horizontal period corresponding to the scanning lines GL1, GL2, and GL5 and the horizontal period corresponding to the scanning lines GL3 and GL4, the magnitude of the feedthrough voltage is different. Therefore, for example, even if the common voltage is increased in conjunction with the feedthrough voltage in the horizontal periods corresponding to the scanning lines GL1, GL2, and GL5, flicker in the horizontal periods corresponding to the scanning lines GL3 and GL4 cannot be suppressed.
圖6為表示實施形態之液晶顯示裝置的驅動方法之圖。於實施形態中,以每掃描線GL的層之組的單位,對因為具有多層配線構造之每掃描線GL的層的完成程度之差而引起的每層之饋通電壓的差異進行修正。具體而言,信號線驅動電路112係於每2個水平期間,對與施加於顯示電極DE之階度位準對應的顯示信號添加修正值。圖6之「a」係連接於M1層的掃描線GL的像素PX之組、即組a的顯示電極電壓的平均值。此外,圖6之「b」係連接於M2層之掃描線GL的像素PX的組、即組b的平均值。於組b中,藉由對原本應施加之顯示信號進一步添加修正值,使得顯示電極電壓之平均值降低每層之饋通電壓的差分。於此狀態下,藉由從組a之顯示電極電壓的平均值與組b之顯示電極電壓的平均值中分別減去不同大小的饋通電壓,當被施加與相同階度位準對應的顯示信號時,施加於液晶層LC之電壓的平均值係與掃描線GL的層無關而固定。 FIG. 6 is a diagram showing a driving method of the liquid crystal display device according to the embodiment. In the embodiment, the difference in the feedthrough voltage of each layer caused by the difference in completion level of the layers of each scanning line GL having a multi-layer wiring structure is corrected in units of layer groups of each scanning line GL. Specifically, the signal line driving circuit 112 adds a correction value to the display signal corresponding to the gradation level applied to the display electrode DE every two horizontal periods. "a" in FIG. 6 is the average value of the display electrode voltage of the group a of the pixels PX connected to the scanning line GL of the M1 layer. In addition, "b" in FIG. 6 is the average value of the group b of the pixels PX connected to the scanning line GL of the M2 layer. In group b, by further adding a correction value to the originally applied display signal, the average value of the display electrode voltage is reduced by the difference in the feedthrough voltage of each layer. In this state, by subtracting feedthrough voltages of different sizes from the average value of the display electrode voltages of group a and the average value of the display electrode voltages of group b, when a display corresponding to the same step level is applied When the signal is generated, the average value of the voltage applied to the liquid crystal layer LC is fixed regardless of the layer of the scanning line GL.
圖7A及圖7B為表示關於實施形態之液晶顯示裝置的驅動方法之每個像素PX的顯示電極電壓之平均值的配置之圖。圖7A為正極驅動時之顯示電極電壓的平均值的配置,圖7B為負極驅動時之顯示電極電壓的平均值的配置。圖7A及圖7B之「a」係意味著連接於M1層之掃描線GL的像素PX的組、即組a的平均值。「b」係意味著連接於M2層之掃描線GL的像素PX的組、即組b的平均值。如圖7A及圖7B所示,每兩列成為同一組。 7A and 7B are diagrams showing the arrangement of the average value of the display electrode voltage for each pixel PX in the driving method of the liquid crystal display device according to the embodiment. FIG. 7A shows the arrangement of the average value of the display electrode voltage when driven in the positive electrode, and FIG. 7B shows the arrangement of the average value of the display electrode voltage in the case of negative electrode driving. "a" in FIGS. 7A and 7B means a group of pixels PX connected to the scanning line GL of the M1 layer, that is, the average value of the group a. "b" means the average value of the group b of the pixels PX connected to the scanning line GL of the M2 layer. As shown in FIGS. 7A and 7B , every two columns form the same group.
圖8為顯示顯示信號之修正值的計算方法的流程圖。顯示信號之修正值可藉由測定a組及b組之顯示電極電壓的平均值的差分而求得。圖8之處理,例如可於製造液晶顯示裝置1時實施。 FIG. 8 is a flowchart showing a method of calculating a correction value of a display signal. The correction value of the display signal can be obtained by measuring the difference between the average values of the display electrode voltages of group a and group b. The process of FIG. 8 can be implemented, for example, when manufacturing the liquid crystal display device 1 .
於步驟S1中,作業者藉由液晶顯示裝置1開始a組之測定用模式的顯示。圖9A為表示a組的測定用模式之圖。如圖9A所示,於a組的測定用模式中,將屬於a組之像素PX設為點亮狀態,且將屬於b組之像素PX設為不亮狀態。假定設為點亮狀態之像素PX的顯示資料係顯示相同中間階度位準的顯示資料。此外,假定施加於不亮狀態之像素PX的顯示信號係顯示相同黑位準的顯示資料。使用不亮狀態係為了排除不同組的影響。之所以點亮狀態是使用顯示中間階度位準的顯示資料,乃係因為液晶具有以下特性之緣故,即相較於最低階度位準及最大階度位準,中間階度位準是以較小之電位的變化使透射率變化。當然,作為點亮狀態,也可使用中間階度位準以外的顯示資料。In step S1, the operator starts displaying the measurement pattern of group a through the liquid crystal display device 1. FIG. 9A is a diagram showing a measurement pattern of group a. As shown in FIG. 9A , in the measurement mode of group a, the pixel PX belonging to group a is set to the lit state, and the pixel PX belonging to group b is set to the unlit state. It is assumed that the display data of the pixel PX set to the lighted state displays the same intermediate gradation level. In addition, it is assumed that the display signal applied to the pixel PX in the unlit state displays display data with the same black level. The unlit state is used to exclude the influence of different groups. The reason why the lighting state uses the display data showing the intermediate level is because the liquid crystal has the following characteristics, that is, compared with the lowest level and the maximum level, the intermediate level is Small changes in potential cause changes in transmittance. Of course, as the lighting state, display data other than the intermediate gradation level can also be used.
於步驟S2中,作業者一面觀察液晶顯示裝置1的顯示,一面以閃爍最小之方式操作藉由共同電極驅動電路113生成的共同電壓。如上述,當未操作共同電壓時,於正極驅動時及負極驅動時施加於液晶層之電壓的差異係呈現出閃爍。作業者以未能看見該閃爍之方式操作共同電壓。於步驟S2中操作之共同電壓的值係作為組a之共同電壓的值輸入例如個人電腦。再者,共同電壓之操作也可自動地進行。亦即,共同電極驅動電路113,也可以正極驅動時與負極驅動時之間的組a之像素PX的閃爍成為最小之方式操作共同電壓。In step S2, while observing the display of the liquid crystal display device 1, the operator operates the common voltage generated by the common electrode driving circuit 113 in a manner that minimizes flicker. As mentioned above, when the common voltage is not operated, the difference in voltage applied to the liquid crystal layer during positive driving and negative driving causes flickering. The operator operates the common voltage in such a way that the flicker cannot be seen. The value of the common voltage operated in step S2 is input to, for example, a personal computer as the value of the common voltage of group a. Furthermore, common voltage operation can also be performed automatically. That is, the common electrode driving circuit 113 may operate the common voltage so that the flicker of the pixel PX of group a is minimized between the positive electrode driving time and the negative electrode driving time.
於步驟S3中,作業者藉由液晶顯示裝置1開始b組的測定用模式的顯示。圖9B為表示b組的測定用模式之圖。如圖9B所示,於b組的測定用模式中,假定將屬於a組的像素PX設為不亮狀態,且將屬於b組的像素PX設為點亮狀態。點亮狀態及不亮狀態時之階度位準係與a組的測定用模式相同。In step S3, the operator starts displaying the measurement pattern of group b through the liquid crystal display device 1. FIG. 9B is a diagram showing the measurement pattern of group b. As shown in FIG. 9B , in the measurement mode of group b, it is assumed that the pixel PX belonging to group a is set to the unlit state, and the pixel PX belonging to group b is set to the lit state. The gradation level in the lighting state and the non-lighting state is the same as the measurement pattern of group a.
於步驟S4中,作業者一面觀察液晶顯示裝置1的顯示,一面以閃爍成為最小之方式操作藉由共同電極驅動電路113生成的共同電壓。於步驟S4操作之共同電壓的值係作為組b之共同電壓的值輸入例如個人電腦。再者,共同電壓的操作也可自動地進行。亦即,共同電極驅動電路113亦能以在正極驅動時與負極驅動時之間的組b之像素PX的閃爍成為最小之方式操作共同電壓。In step S4, while observing the display of the liquid crystal display device 1, the operator operates the common voltage generated by the common electrode driving circuit 113 so that the flicker is minimized. The value of the common voltage operated in step S4 is input into, for example, a personal computer as the value of the common voltage of group b. Furthermore, common voltage operation can also be performed automatically. That is, the common electrode driving circuit 113 can also operate the common voltage in such a manner that the flicker of the pixel PX of group b is minimized between the positive electrode driving period and the negative electrode driving period.
於步驟S5中,個人電腦係計算組a之共同電壓與組b的共同電壓之差分。假如於組a及組b中之饋通電壓相同,則成為未能看見閃爍的共同電壓的值係相同。亦即,組a之共同電壓與組b的共同電壓之差分,直接成為組a之饋通電壓與組b的饋通電壓的差分。然後,個人電腦使液晶顯示裝置1之修正值記憶體112a將共同電壓的差分、即饋通電壓的差分之值作為修正值記憶於修正值記憶體112a。然後,結束圖8的處理。In step S5, the personal computer calculates the difference between the common voltage of group a and the common voltage of group b. If the feedthrough voltages in group a and group b are the same, the values of the common voltages that cause no visible flicker are the same. That is, the difference between the common voltage of group a and the common voltage of group b directly becomes the difference between the feed-through voltage of group a and the feed-through voltage of group b. Then, the personal computer causes the correction value memory 112a of the liquid crystal display device 1 to store the difference in the common voltage, that is, the value of the difference in the feed-through voltage as a correction value in the correction value memory 112a. Then, the process of FIG. 8 ends.
於圖8之處理後,信號線驅動電路112係當進行與組b對應之像素的顯示時,藉由對與施加於顯示電極DE之原本之階度位準對應的顯示信號添加修正值,將組b之顯示電極電壓的平均值相較於組a之顯示電極電壓的平均值,降低掃描線的層之每組的饋通電壓的差分。After the processing in FIG. 8 , when displaying the pixels corresponding to group b, the signal line driving circuit 112 adds a correction value to the display signal corresponding to the original gradation level applied to the display electrode DE. The average value of the display electrode voltages of group b is compared to the average value of the display electrode voltages of group a, thereby reducing the difference in the feedthrough voltage of each group of layers of scan lines.
如以上說明,根據實施形態,可藉由控制掃描線的層之每組的顯示電極電壓的平均值,來修正因具有多層配線構造之每掃描線的層之完成程度之差引起的饋通電壓之差的影響。藉此,即使掃描線為多層配線構造,也可抑制顯示品質的降低。 [變形例] As described above, according to the embodiment, the feedthrough voltage caused by the difference in completion level of each scanning line layer in a multi-layer wiring structure can be corrected by controlling the average value of the display electrode voltage of each group of scanning line layers. The impact of the difference. Thereby, even if the scanning line has a multi-layer wiring structure, degradation of display quality can be suppressed. [Modification]
對實施形態之變形例進行說明。於前述實施形態中,藉由控制每組之顯示電極電壓的平均值,修正因具有多層配線構造之每掃描線的層的完成程度之差引起的饋通電壓的差的影響。相對地,當因具有多層配線構造之每掃描線的層之完成程度的差引起之饋通電壓的差之影響而造成每組的亮度差明顯、且產生較大之橫向條紋等時,也可如圖10所示以顯示電極電壓本身修正亮度。於此種情況下,當進行亮度之測定時,可使用圖9A及圖9B所示的測定用模式。例如,以圖9A之測定用模式進行顯示,測定組a之各像素的亮度,此外,以圖9B之測定用模式進行顯示,測定組b之各像素的亮度。然後,求出組a之各像素的亮度與組b之各像素的亮度之差成為零的b組之顯示信號的振幅值,且將該顯示信號之振幅值作為修正值記憶於修正值記憶體112a。信號線驅動電路112係當進行與組b對應之像素的顯示時,藉由對與施加於顯示電極DE之原本的階度位準對應的顯示信號添加修正值,將組b中之顯示電極電壓相較於組a中的顯示電極電壓,改變饋通電壓的差分。如此,即使掃描線為多層配線構造,也可抑制顯示品質的降低。Modifications of the embodiment will be described. In the aforementioned embodiment, by controlling the average value of the display electrode voltages of each group, the influence of the difference in the feedthrough voltage caused by the difference in the completion degree of the layers of each scanning line having a multi-layer wiring structure is corrected. On the other hand, when the brightness difference of each group is obvious due to the influence of the difference in feed-through voltage caused by the difference in the degree of completion of each scan line layer in a multi-layer wiring structure, and large lateral stripes are generated, it can also be used. As shown in Figure 10, the brightness is corrected by displaying the electrode voltage itself. In this case, when measuring the brightness, the measurement mode shown in FIG. 9A and FIG. 9B can be used. For example, the display is performed in the measurement mode of FIG. 9A and the brightness of each pixel of group a is measured. In addition, the display is performed in the measurement mode of FIG. 9B and the brightness of each pixel of group b is measured. Then, the amplitude value of the display signal of group b is found where the difference between the brightness of each pixel of group a and the brightness of each pixel of group b becomes zero, and the amplitude value of the display signal is stored in the correction value memory as a correction value. 112a. When displaying the pixels corresponding to the group b, the signal line driving circuit 112 adds a correction value to the display signal corresponding to the original gradation level applied to the display electrode DE, thereby changing the display electrode voltage in the group b. Change the difference in feedthrough voltage compared to the display electrode voltage in group a. In this way, even if the scanning line has a multi-layer wiring structure, degradation of display quality can be suppressed.
此外,於實施形態中,掃描線係2層構造。掃描線也可具有3層構造以上的多層構造。於此種情況下,也按每掃描線的層進行分組。並且,按照每組將修正值記憶於修正值記憶體112a。In addition, in the embodiment, the scanning line has a two-layer structure. The scanning line may have a multi-layer structure of three or more layers. In this case, the layers are also grouped per scan line. Furthermore, the correction value is stored in the correction value memory 112a for each group.
本發明不限於前述實施形態,只要於實施階段中不超出其實質內容的範圍內,即可進行各種之變形。此外,各實施形態也可適宜地組合實施,於此情況下可獲得組合效果。並且,前述實施形態包含有各種發明,可藉由從揭示之複數個構成要件中選擇的組合擷取各種發明。例如,即使從實施形態所示之全部構成要件中刪除幾個構成要件仍可解決問題,且於可獲得效果之情況下,可將刪除了該構成要件後的構成擷取作為發明。The present invention is not limited to the above-described embodiments, and various modifications can be made within the scope of the essential contents at the implementation stage. In addition, each embodiment can also be combined and implemented as appropriate, and in this case, a combined effect can be obtained. Furthermore, the above-mentioned embodiments include various inventions, and various inventions can be extracted by combinations selected from the plurality of disclosed constituent elements. For example, the problem can be solved even by deleting some constituent elements from all the constituent elements shown in the embodiments, and if the effect can be obtained, the constitution with the deleted constituent elements can be extracted as the invention.
1:液晶顯示裝置 10:像素陣列 11:驅動器積體電路(IC) 101:開關元件 111:掃描線驅動電路 112:信號線驅動電路 112a:修正值記憶體 113:共同電極驅動電路 114:電壓產生電路 115:控制電路 AE:蓄積電極 Clc:液晶電容 CE:共同電極 CNT:控制信號 Cs:蓄積電容 DE:顯示電極 DT:顯示資料 GL:掃描線 GS:玻璃基板 IL:絕緣膜 LC:液晶層 M1,M2:層 PX:像素 SL:信號線 1: Liquid crystal display device 10: Pixel array 11: Driver integrated circuit (IC) 101:Switching element 111:Scan line driver circuit 112: Signal line driver circuit 112a: Correction value memory 113: Common electrode drive circuit 114: Voltage generation circuit 115:Control circuit AE: Accumulation electrode Clc: liquid crystal capacitor CE: common electrode CNT: control signal Cs: storage capacitance DE: display electrode DT: display data GL: scan line GS: glass substrate IL: insulating film LC: liquid crystal layer M1, M2: layer PX: pixel SL: signal line
圖1為實施形態之液晶顯示裝置的佈局圖。 圖2A為沿圖1中之2A-2A線的剖視圖。 圖2B為沿圖1中之2B-2B線的剖視圖。 圖3為液晶顯示裝置的方塊圖。 圖4為表示像素的構成之圖。 圖5為表示液晶顯示裝置驅動時的信號波形之圖。 圖6為表示實施形態之液晶顯示裝置的驅動方法之圖。 圖7A為表示關於實施形態之液晶顯示裝置的驅動方法在正極驅動時的每個像素的顯示電極電壓之平均值的配置之圖。 圖7B為表示關於實施形態之液晶顯示裝置的驅動方法在負極驅動時的每個像素的顯示電極電壓之平均值的配置之圖。 圖8為表示顯示信號之修正值的計算方法之流程圖。 圖9A為表示a組的測定用模式之圖。 圖9B為表示b組的測定用模式之圖。 圖10為表示變形例之液晶顯示裝置的驅動方法之圖。 FIG. 1 is a layout diagram of a liquid crystal display device according to the embodiment. FIG. 2A is a cross-sectional view along line 2A-2A in FIG. 1 . FIG. 2B is a cross-sectional view along line 2B-2B in FIG. 1 . Figure 3 is a block diagram of a liquid crystal display device. FIG. 4 is a diagram showing the structure of a pixel. FIG. 5 is a diagram showing signal waveforms when the liquid crystal display device is driven. FIG. 6 is a diagram showing a driving method of the liquid crystal display device according to the embodiment. 7A is a diagram illustrating the arrangement of the average value of the display electrode voltage of each pixel during positive electrode driving according to the driving method of the liquid crystal display device according to the embodiment. 7B is a diagram illustrating the arrangement of the average value of the display electrode voltage of each pixel during negative electrode driving according to the driving method of the liquid crystal display device according to the embodiment. FIG. 8 is a flowchart showing a method of calculating the correction value of the display signal. FIG. 9A is a diagram showing a measurement pattern of group a. FIG. 9B is a diagram showing the measurement pattern of group b. FIG. 10 is a diagram showing a driving method of a liquid crystal display device according to a modified example.
10:像素陣列 10: Pixel array
111:掃描線驅動電路 111:Scan line driver circuit
112:信號線驅動電路 112: Signal line driver circuit
112a:修正值記憶體 112a: Correction value memory
113:共同電極驅動電路 113: Common electrode drive circuit
114:電壓產生電路 114: Voltage generation circuit
115:控制電路 115:Control circuit
CNT:控制信號 CNT: control signal
DT:顯示資料 DT: display data
GL1,GL2:掃描線 GL1, GL2: scan line
PX:像素 PX: pixel
SL1,SL2:信號線 SL1, SL2: signal line
Claims (5)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020182057A JP2022072553A (en) | 2020-10-30 | 2020-10-30 | Liquid crystal display device and method for driving the same |
JP2020-182057 | 2020-10-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202234374A TW202234374A (en) | 2022-09-01 |
TWI813047B true TWI813047B (en) | 2023-08-21 |
Family
ID=81604054
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110140021A TWI813047B (en) | 2020-10-30 | 2021-10-28 | Liquid crystal display device and driving method thereof |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2022072553A (en) |
TW (1) | TWI813047B (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI253051B (en) * | 2004-10-28 | 2006-04-11 | Quanta Display Inc | Gate driving method and circuit for liquid crystal display |
US20120154728A1 (en) * | 2010-12-21 | 2012-06-21 | Kum Mi Oh | Liquid crystal display device and method of manufacturing the same |
US20140285462A1 (en) * | 2011-10-30 | 2014-09-25 | Yong Man Lee | Display and touch panels with drive and sense techniques |
US20150269889A1 (en) * | 2014-03-18 | 2015-09-24 | Innolux Corporation | Organic light-emitting diode display device and driving method thereof |
TWM514086U (en) * | 2015-07-28 | 2015-12-11 | Giantplus Technology Co Ltd | Display driving circuit, display driving chip, and display |
US20200234630A1 (en) * | 2017-04-26 | 2020-07-23 | Samsung Display Co., Ltd. | Display apparatus |
-
2020
- 2020-10-30 JP JP2020182057A patent/JP2022072553A/en active Pending
-
2021
- 2021-10-28 TW TW110140021A patent/TWI813047B/en active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI253051B (en) * | 2004-10-28 | 2006-04-11 | Quanta Display Inc | Gate driving method and circuit for liquid crystal display |
US20120154728A1 (en) * | 2010-12-21 | 2012-06-21 | Kum Mi Oh | Liquid crystal display device and method of manufacturing the same |
US20140285462A1 (en) * | 2011-10-30 | 2014-09-25 | Yong Man Lee | Display and touch panels with drive and sense techniques |
US20150269889A1 (en) * | 2014-03-18 | 2015-09-24 | Innolux Corporation | Organic light-emitting diode display device and driving method thereof |
TWM514086U (en) * | 2015-07-28 | 2015-12-11 | Giantplus Technology Co Ltd | Display driving circuit, display driving chip, and display |
US20200234630A1 (en) * | 2017-04-26 | 2020-07-23 | Samsung Display Co., Ltd. | Display apparatus |
Also Published As
Publication number | Publication date |
---|---|
TW202234374A (en) | 2022-09-01 |
JP2022072553A (en) | 2022-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101495695B1 (en) | Method and apparatus for driving active matrix display panel, and display | |
JP4566075B2 (en) | Liquid crystal display device and driving method thereof | |
KR102207037B1 (en) | Liquid crystal display device | |
KR20070060757A (en) | Display device and driving apparatus thereof | |
US20120007843A1 (en) | Tft substrate and liquid crystal display apparatus using the same | |
WO2020012654A1 (en) | Display device | |
KR20110114312A (en) | In-plane switching mode lcd and method of driving the same | |
KR100890026B1 (en) | Apparatus of driving liquid crystal display and method thereof | |
WO2017033341A1 (en) | Liquid crystal display device | |
JP4498043B2 (en) | Liquid crystal display device, liquid crystal display device repair method, and liquid crystal display device drive method | |
KR101842064B1 (en) | Driving apparatus and driving method of liquid crsytal display | |
TWI813047B (en) | Liquid crystal display device and driving method thereof | |
JP2005189614A (en) | Liquid crystal display | |
JP6602136B2 (en) | Display device | |
WO2013099189A1 (en) | Display apparatus | |
US8384703B2 (en) | Liquid crystal display device | |
KR102614015B1 (en) | Display device | |
JP2011164236A (en) | Display device | |
KR101696480B1 (en) | Liquid crystal display device and its manufacturing method | |
KR102404392B1 (en) | Large Area Liquid Crystal Display Having Narrow Bezel Structure | |
US8520157B2 (en) | Display device | |
WO2017033243A1 (en) | Liquid crystal display device and method for driving liquid crystal display device | |
KR20120044094A (en) | Method for inspecting liquid crystal display device | |
KR100624399B1 (en) | Liquid crystal display device | |
KR100922296B1 (en) | Liquid crystal display device |