TWI768381B - 應用於高功率密度充電的超快速瞬態響應交直流轉換器 - Google Patents

應用於高功率密度充電的超快速瞬態響應交直流轉換器 Download PDF

Info

Publication number
TWI768381B
TWI768381B TW109121193A TW109121193A TWI768381B TW I768381 B TWI768381 B TW I768381B TW 109121193 A TW109121193 A TW 109121193A TW 109121193 A TW109121193 A TW 109121193A TW I768381 B TWI768381 B TW I768381B
Authority
TW
Taiwan
Prior art keywords
pcb
charger
layer
area
contact pad
Prior art date
Application number
TW109121193A
Other languages
English (en)
Other versions
TW202101851A (zh
Inventor
黃培倫
陳佑民
林天麒
鄭榮霈
于岳平
牛志強
曉天 張
隆慶 王
Original Assignee
加拿大商萬國半導體國際有限合夥公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 加拿大商萬國半導體國際有限合夥公司 filed Critical 加拿大商萬國半導體國際有限合夥公司
Publication of TW202101851A publication Critical patent/TW202101851A/zh
Application granted granted Critical
Publication of TWI768381B publication Critical patent/TWI768381B/zh

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/08Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/088Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices
    • H02M1/092Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices the control signals being transmitted optically
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/14Arrangements for reducing ripples from dc input or output
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/44Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/22Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33507Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
    • H02M3/33523Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters with galvanic isolation between input and output of both the power stage and the feedback loop
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/22Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33569Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
    • H02M3/33576Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
    • H02M3/33592Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/16Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/165Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed inductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0613Square or rectangular array
    • H01L2224/06132Square or rectangular array being non uniform, i.e. having a non uniform pitch across the array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0613Square or rectangular array
    • H01L2224/06134Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06135Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494Connecting portions
    • H01L2224/4943Connecting portions the connecting portions being staggered
    • H01L2224/49431Connecting portions the connecting portions being staggered on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J2207/00Indexing scheme relating to details of circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J2207/20Charging or discharging characterised by the power electronics converter
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/32Means for protecting converters other than automatic disconnection
    • H02M1/327Means for protecting converters other than automatic disconnection against abnormal temperatures
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/003Constructional details, e.g. physical layout, assembly, wiring or busbar connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04Assemblies of printed circuits
    • H05K2201/047Box-like arrangements of PCBs
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10015Non-printed capacitor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Geometry (AREA)
  • Dc-Dc Converters (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Supply And Distribution Of Alternating Current (AREA)

Abstract

本發明公開了一種充電器,包括外殼、第一多層印刷電路板(PCB)、第二多層印刷電路板和第三多層印刷電路板。所述的第一印刷電路板包括初級側電路的至少一部分;所述的第二印刷電路板包括次級側電路的至少一部分;所述的第三印刷電路板垂直於所述的第一印刷電路板和所述的第二印刷電路板,隔離耦合元件設置在第三印刷電路板上,所述的隔離耦合元件包括多層印刷電路板;所述的第一印刷電路板包括高壓(HV)半導體封裝,所述的高壓(HV)半導體封裝包括一個高壓金屬氧化物半導體場效應電晶體(MOSFET)晶片倒裝在晶片基座上,所述的晶片基座的底面從成型封裝的底面露出。

Description

應用於高功率密度充電的超快速瞬態響應交直流轉換器
本發明涉及一種超快速瞬態響應(STR)交流/直流(AC/DC)轉換器及其在高功率密度充電中的應用。STR AC/DC轉換器具有使用更小的變壓器和電容器並提高性能的優點。結合獨特的印刷電路板(PCB)設計和部件整合,組裝成一個緊湊型功率傳遞(PD)充電器,為快速充電應用提供超過0.6W/CC的功率密度。
圖1A是基於脈寬調製(PWM)控制反激AC/DC轉換器的傳統充電器的簡化電路圖。變壓器TX1將從一次側電源接收到的能量傳輸到二次側,為負載供電。變壓器TX1的初級線圈的第一端連接到變壓器輸入電壓VBulk,一般是來自交流壁裝電源插座的整流輸出電壓(整流電壓)。變壓器初級線圈的第二端連接到主開關Q1,以調節藉由變壓器初級線圈的電流,以便將能量傳輸到變壓器的次級側。主控制器位於變壓器的一次側,用於控制主開關的接通和斷開。一個反饋回路,其誤差放大器位於變壓器的次級側,藉由光耦將輸出信息反饋給第一側的控制器。如圖1B所示,圖1A中電路的工作頻率在峰值負載時限制在65kHz或85kHz。脈寬調製控制器的控制帶寬(BW)受電流模式控制環路帶寬 (BW~0.1×fs)約為開關頻率的十分之一的限制。由於工作頻率低,控制帶寬窄,輸出電壓瞬態響應慢。圖1C顯示了負載在空載和100%負載之間過渡時,由於工作頻率fs的緩慢過渡,輸出電壓、Vout和瞬態響應的大波動。此外,對於傳統的脈寬調製控制器,為了保持與負載狀態變化對應的高轉換效率,需要在連續導通模式(CCM)和中斷導通模式(DCM)的不同操作模式之間切換脈寬調製控制器的操作。為了保持控制器的穩定運行,通常需要恆流補償回路和恆壓補償回路。因此,傳統的基於脈寬調製控制的反激式交直流轉換器的充電器不可避免地需要額外的元件。
圖1D和圖1E分別顯示了圖1A傳統充電器中常用的傳統垂直MOSFET電晶體的橫截面圖和俯視圖。該電晶體的汲極D位於電晶體晶片的底面上,連接到引線框架晶片基座上,引線框架晶片基座底部表面暴露於封裝中。源極和閘極位於電晶體晶片的頂面上。源極和閘極連接到源極引腳S和閘極引腳G。圖1F顯示了圖1A的傳統充電器的PCB佈局10。PCB佈局10配置為接收圖1D和圖1E的傳統MOSFET器件。傳統MOSFET器件具有小面積源極引腳連接到PCB上的小銅墊11,大面積汲極引腳14連接到PCB上的大銅墊12。MOSFET晶片的汲極藉由汲極引腳14和銅墊區12之間的大接觸區與變壓器TX1連接。MOSFET晶片的源極藉由電阻R2接地。由於熱耗散和電磁干擾(EMI)降噪之間不可避免的折衷,PCB佈局10的性能沒有得到優化。MOSFET器件Q1會發熱,需要一個大的銅墊區域12(例如,長度大於10mm,寬度大於5mm)進行冷卻。然而,大面積汲極引腳14具有高電壓和高dv/dt值。它將EMI雜訊與系統耦合。這對於低壓應用來說可能不是問題。然而,對於500V或更高電壓應用,由於快速變化和高汲極電壓,EMI雜訊很高。它需要一個小的銅墊區域12來降低電磁干擾雜訊。這 與需要使用更大的銅墊區域12進行冷卻的要求相反。一個大的銅墊區域12的結果是產生大的電磁干擾雜訊。為了滿足規範要求,經常需要採用附加的大體積散熱器和金屬屏蔽來提高散熱性能和射頻干擾屏蔽。此外,對於高壓應用,大面積的高壓汲極引腳需要較大的安全空間,因此增加了器件面積,使得在保持高電壓安全空間的同時,最大限度地減小器件尺寸成為一項挑戰。
便攜式設備充電器的理想功能包括:提供安全充電而不損壞待充電設備的高性能、快速充電以節省時間和緊湊尺寸以節省空間以方便移動。這種理想的特性將迫使充電器使用較少的元件數量和較小尺寸的元件,如較小的變壓器和較小的電容器,以處理更高的功率密度而不增加太多的成本。功率密度的增加會引起散熱和電磁干擾問題。使用較小的部件或較少的部件數可能會影響充電器的性能。因此,目前市場上最好的充電器功率密度小於0.5W/CC。
本發明提供了一種超過0.5W/CC的解決方案,其方法是:採用新穎的系統電路控制,將主開關和控制積體電路(IC)共同封裝在單一晶片基座上,並使用四層印刷電路板(PCB)。因此,減少了電磁干擾,提高了熱性能,實現了快速開啟。
為了達到上述目的,本發明藉由以下技術方案實現:一個設置在多層印刷電路板上的交流/直流轉換器,所述交流/直流轉換器包括:一個變壓器,包括初級線圈和次級線圈,初級線圈的第一端子接收整流電壓; 一個功率半導體封裝,包括主開關,該主開關具有連接到源極引線的源極電極和連接到汲極引線的汲極電極;其中,汲極引線連接到印刷電路板上的汲極接觸焊盤上;其中,所述汲極接觸焊盤與所述變壓器初級線圈的第二端子電連接;其中,所述源極引線連接到所述印刷電路板上的源接觸焊盤;並且其中,連接多層印刷電路板上的源接觸焊盤的源引線面積大於連接多層印刷電路板上的汲極接觸焊盤的汲極引線面積。
可選的,所述多層印刷電路板包括頂層和底層之間的一個或多個中間層。
可選的,所述多層印刷電路板的中間層包括連接到源極接觸焊盤的導電區域。
可選的,所述功率半導體封裝設置在頂層,所述變壓器設置在底層。
可選的,所述功率半導體封裝還包括驅動IC,用於提供控制主開關的驅動信號。
可選的,所述功率半導體封裝還包括用於接收整流電壓以產生控制主開關的啟動信號的耗盡型場效應電晶體。
可選的,還包括驅動器IC,以提供控制主開關的驅動信號。
可選的,還包括:二次側控制器,其中二次側控制器包括:一個反饋回路,其包括一個比較器,比較器的反向端子接收與輸出電壓成比例的反饋電壓,並與非反向端子上的參考電壓相比較。
可選的,所述二次側控制器還包括一個導通時間發生器,其接收來自所述比較器的比較結果以生成一個導通時間控制信號。
可選的,還包括同步MOSFET電晶體,所述同步MOSFET電晶體具有連接到所述次級線圈的第二端子的汲極和連接到地的源極。
可選的,還包括連接在二次側控制器和驅動器之間的隔離耦合元件。
可選的,所述驅動器產生驅動信號以打開和關閉主開關電晶體,以在滿負荷時以高於最大85kHz的開關頻率調節藉由變壓器初級線圈的電流。
可選的,自然峰值負載工作頻率被限制在最大150kHz。
可選的,輸出電壓包括紋波雜訊,所述紋波雜訊包括低頻交流紋波和開關頻率的高頻開關紋波;並且,在所述整流電壓的波峰附近的開關紋波頻率低於整流電壓的波谷附近的開關紋波頻率。
可選的,輸出電壓不包含次諧波頻率紋波雜訊。
可選的,所述二次側控制器是一個固定導通時間控制器;其中,在滿負荷條件下,當整流電壓降低時,所述二次側控制器增加導通時間以保持負載輸出直到達到最大的導通時間。
可選的,最大導通時間為占空比的80%。
可選的,當達到最大導通時間時,當整流電壓持續降低時,控制器增加開關頻率。
可選的,還包括帶內置微控制器單元的功率傳遞控制器,以與負載通信。
可選的,所述功率傳遞控制器為USB C型控制器。
本發明與習知技術相比具有以下優點:
本發明的系統電路控制採用二次側固定導通時間(COT)控制,使得主控制器中帶有比較器的反饋回路位於二次側(而不是在習知技術中的一次側使用誤差放大器)。與傳統控制方案相比,本發明的控制反應更快。自然峰值負荷運行頻率最大為150kHz(與傳統最大值的65k-85k Hz相比)。更高的開關頻率150kHz,不僅提供了快速響應瞬態調節的好處,還可以在保持相同的輸出功率條件下,使用更小的電容器和更小的變壓器。此外,本發明的控制方案不需要任何額外的補償回路部件。因此,本發明能夠將系統封裝到較小的空間中,而不會降低熱性能和電性能。
本發明的變壓器尺寸減小,因為線圈匝數從85kHz最大頻率的58匝減少到150kHz最大頻率的45匝。13圈的線圈匝數裕度可用於選擇較小尺寸的磁芯體,或用於選擇較大直徑的導線以減小尺寸或銅損耗。
由於COT全範圍開關頻率反饋控制方案、最大占空比高達80%、負載條件高達150kHz的自動頻率掃描以及不使用電流模式控制因而沒有子諧波的問題,本發明的電容器尺寸減小。
本發明公開了一種交流/直流充電器,包括外殼、第一印刷電路板、第二印刷電路板、第三印刷電路板、第一插腳和第二插腳。第一印刷電路板包括初級側電路。第二印刷電路板包括次級側電路。第三印刷電路板垂直於第一印刷電路板和第二印刷電路板。本發明的第一印刷電路板、第二印刷電路板和第三印刷電路板是多層印刷電路板,較佳為四層印刷電路板。除接觸區域外,它們還提供額外的散熱區域。
分離的初級側印刷電路板(帶有一個主控制器)和次級側印刷電路板(帶有一個次級控制器)提供了在三維支撐夾具的協助下優化元件佈置的優勢,以將系統包裝在最小空間內。在一個例子中,隔離耦合元件被佈置在第三個印刷電路板上。隔離耦合元件包括多層PCB無芯變壓器,較佳為四層PCB 無芯變壓器。PCB無芯變壓器作為一個獨立的表面安裝部件或嵌入母板內提供了靈活性。
第一印刷電路板和第二印刷電路板各包括半導體封裝。半導體封裝的晶片基座的底面暴露於成型封裝中。晶片基座的外露表面直接連接到印刷電路板的導電區域。本發明的半導體封裝利用MOSFET倒裝晶片封裝技術,將MOSFET電晶體和控制IC共同封裝在單個晶片基座上。它提供了一個大面積的源電極,從封裝的底面暴露出來,以提高熱耗散,降低變壓器一次側和二次側的電磁干擾。
11:小銅墊
12:銅墊區
14:汲極引腳
100:充電器
101:變壓器
102:控制器
103:隔離耦合元件
104:初級側驅動器
105:主開關
110:外殼
111:第一側面
112:第二側面
120:第一印刷電路板
121:內層
122:外層
123:中間層
140:第二PCB
141:內層
142:外層
143:中間層
152:第一插腳
154:第二插腳
160:第三PCB
180:開口
191:比較器
192:時間發生器
200:AC/DC反激轉換器電路
201:變壓器
202:橋式整流器
203:儲能電容器
213:輸出電容器
220:初級側電路
221:初級側接收器
223:大導電區域
223’:較大的導電區域
223C:大面積源極接觸焊盤
225C:小面積汲極接觸焊盤
227:導電通孔
241:STR控制器
243’:導電區域
243:大導電區域
243C:大面積源極接觸焊盤
245C:小面積汲極接觸焊盤
247:導電通孔
250:隔離耦合元件
271:PD控制器
281:多針輸出互連插座
300:HV半導體封裝
319:底面
320:引線框架
322:晶片基座
326:非蝕刻上表面部分
328:蝕刻上表面部分
329:凹槽陣列
335:汲極引腳
336:第一非導電材料
340:IC
347:引腳
350:DFET
360:HV MOSFET
361:源電極
362:焊球
367:引腳
372:預成型封裝
386:高壓引腳
388:低壓引腳
389:水平距離
390:
399:成型封裝
400:半導體封裝
420:引線框架
422:晶片基座
426:未蝕刻的頂表面部分
428:蝕刻的頂表面部分
429:凹槽陣列
436:非導電材料
440:控制器
460:MOSFET
462:導電材料
490:模製封裝
500:半導體封裝
520:引線框架
522:第一晶片基座
524:第二晶片基座
526:第三晶片基座
540:PD控制器
550:MOSFET
590:模製封裝
1232:第一焊盤
1234:第二焊盤
1236:第三焊盤
1238:第四焊盤
1300:上層
1360:初級線圈
1362:第一端
1364:第二端
1370:次級線圈
1380:第一部分
1382:中間接點
1384:第二端
1400:下層
1480:第二部分
1481:中間接點
1482:第一端
1484:第二端
1498:導電線路
VBulk:整流電壓
TX1:變壓器
Vout:輸出電壓
Q1:主開關
R2:電阻
圖1A是習知技術充電器的簡化電路圖;圖1B顯示習知技術充電器的開關頻率負載依賴性;圖1C是習知技術充電器的輸出瞬態響應圖;圖1D和圖1E分別顯示了習知技術充電器中使用的傳統垂直MOSFET電晶體的橫截面圖和俯視圖;圖1F顯示了習知技術充電器的印刷電路板佈局;圖2A是本發明示例中充電器的簡化電路圖;圖2B顯示本發明的示例中充電器的開關頻率負載依賴性;圖2C是本發明示例中充電器的輸出瞬態響應圖;圖2D顯示了降低充電器整流電壓的控制反應;圖2E顯示了本發明示例中充電器的輸出紋波;圖3A是本發明示例中充電器的透視圖;圖3B是本發明示例中充電器的電路; 圖4A、圖4B和圖4C分別是本發明示例中充電器第一印刷電路板的內層、外層和中間層的佈局;圖5A、圖5B和圖5C分別是本發明示例中充電器第二印刷電路板的內層、外層和中間層的佈局;圖6A、圖6B和圖6C分別為本發明示例中高壓(HV)半導體封裝的俯視圖,橫截面圖和底面視圖;圖7A和圖7B分別是本發明示例中半導體封裝的是俯視圖和橫截面圖;圖8是本發明示例中另一半導體封裝的俯視圖;圖9A、9B和9C分別是本發明的示例中PCB無芯變壓器的上層、下層和底層的俯視圖。
以下結合附圖,藉由詳細說明一個較佳的具體實施例,對本發明做進一步闡述。
圖2A是本發明示例中基於反激AC/DC轉換器的二次側固定導通時間控制(COT)的充電器的簡化電路圖。控制器102位於變壓器101的二次側(次級側)。控制器102在次級側包括反饋回路,比較器191的反向端接收反饋電壓,該反饋電壓與輸出電壓成比例,並與比較器191的非反向端上的參考電壓相比較。比較結果由導通時間發生器192接收,該發生器處理其接收的信息,以生成藉由隔離耦合元件103傳輸到變壓器101初級側驅動器104的導通時間控制信號。驅動器根據接收到的開啟和關閉主開關105的導通時間控制信號生成驅動信號,以調節藉由變壓器101的初級線圈的電流。主開關105(MOSFET或其它絕緣閘極電晶體)可在遠高於傳統脈寬調製控制方案最大85kHz的工作頻率下驅 動。如圖2B所示,圖2A中電路的自然峰值負載工作頻率被限制在最大150kHz。藉由使用COT全範圍開關頻率反饋控制方案實現超快速瞬態響應(STR),結果如圖2C所示,輸出電壓(圖2A的Vout和圖2C中的Vo)非常穩定,在負載轉換過程中波動很小。
在本發明的示例中,次級側COT控制方案提供的更高操作頻率提供了在基於該控制方案製造充電器時減小變壓器尺寸的優勢。例如,假設圖2A中的電路在100%負載下以150kHz的開關頻率運行,峰值電流ipk為1.0安培,相比之下,圖1A中的電路在85kHz的開關頻率運行,100%負載將不得不將其峰值電流ipk增加到1.3安培,以便根據公式(1)提供相同的輸出功率:
Figure 109121193-A0305-02-0011-1
其中Po為輸出功率,Lm為變壓器電感,fs為工作頻率。如果最大頻率85kHz下的滿載轉比設計為58圈,則根據公式(2)中的關係,150kHz下的滿載轉比設計可減少為45圈。
L×i pk=N p ×B sat ×A e (2)
其中Np是初級線圈匝數,Bsat是磁芯飽和磁通密度,Ae是磁芯橫截面積。因此,有13圈的線圈匝數裕度可以選擇較小尺寸的磁芯或使用較大直徑的導線以減小尺寸或銅損耗時。
在本發明的示例中,控制方案的超快速瞬態響應(STR)特性使負載條件高達150kHz的自動頻率掃描成為可能。這為基於該控制方案的充電器的製造提供了減小儲能電容器(輸入電容器)尺寸的優勢。在本發明的示例中,如圖2D所示,在滿負荷條件下,當整流電壓VBulk降低時,控制方案將增加固定導通時間Ton,以保持負載直到達到最大的固定導通時間Ton。在本發明的示例 中,如果整流電壓VBulk繼續降低,控制方案將增加開關頻率fs,以保持負載。與傳統PMW控制方案能提供60%最大占空比相比,次級側COT控制方案將最大占空比提高到80%。增大的最大占空比可以在低電壓下提供更大的功率,或者可以在不影響控制性能的情況下使用較小的電容器。在本發明的示例中,由於控制方案不基於電流模式控制,因此它沒有次諧波問題。低頻元件需要一個較大的電容器來過濾掉。
輸出電壓VOUT具有一個紋波雜訊,該紋波雜訊包括一個低頻交流紋波,該低頻交流紋波源自兩倍輸入交流源頻率的整流電壓,加上由於主開關的開關操作而在開關頻率fs處產生的高頻開關紋波。在本發明的示例中,如圖2E所示,整流電壓VBulk波峰周圍的開關紋波頻率低於整流電壓VBulk波谷周圍的開關紋波頻率。在一個例子中,“峰周圍”和“谷周圍”分別指來自波峰或波谷的小於10%的占空比。在另一個例子中,“波峰周圍”和“波谷周圍”分別指來自波峰或波谷的小於20%的占空比。這是因為控制方案在交流紋波谷提供更高的開關頻率,在交流紋波波峰提供更低的開關頻率。這與傳統的控制方案相反,後者的開關頻率固定,不管在整流電壓峰值和谷值。本發明中,由低頻交流紋波的波峰到波谷,開關頻率升高。由低頻交流紋波的波谷到波峰,開關頻率降低。這有助於避免電壓擺動,降低交流紋波和開關紋波雜訊。根據本發明的這一特點,輸出電容器的尺寸可以更小。
在本發明的示例中,控制方案允許使用較小的儲能電容器和輸出電容器。在輸出功率為10W的示例中,系統使用16.8μF的儲能電容器和720μF的輸出電容器。與基於傳統控制方案的10W iPAD充電器(使用24μF的儲能電容器和1200μF的輸出電容器)相比,本發明的控制方案使用更小的儲能電容器僅為 習知技術的70%,較小的輸出電容器僅為習知技術的60%。此外,本發明的控制方案不需要補償回路的任何元件。本發明的所有這些特徵有助於根據新的控制方案減小充電器的尺寸。
圖3A是本發明示例中充電器100的透視圖。圖3B是本發明示例中充電器100的AC/DC反激轉換器電路200。充電器100包括外殼110、第一印刷電路板(PCB)120、第二印刷電路板140、第一插腳152和第二插腳154。外殼110為立方體形狀或矩形棱柱形狀。可選圓角適用於外殼110。第一印刷電路板臨近外殼110的第一側面111。第二印刷電路板140臨近外殼110的第二側面112。第二側面112與第一側面111相對。第一插腳152和第二插腳154穿過外殼110的底面。外殼110的底面垂直於第一和第二側面111和112。在一個示例中,第一插腳152和第二插腳154彼此沿平行於第一和第二側面111和112的方向佈置。在另一個示例中,第一插腳152和第二插腳154彼此沿垂直於第一和第二側面111和112的方向佈置。插座連接器,例如USB C型連接器或最小化型標準化連接器,藉由外殼110頂面上與底面相對的開口180暴露。在圖3A中,外殼110和第一、第二印刷電路板畫成透明的。
圖3B是一個更詳細的電路圖,其採用與圖2A相同的控制方案。如圖3B所示,AC/DC反激轉換器電路200包括變壓器201,其具有連接到接收從AC輸入整流的整流電壓VBulk的一次線圈的第一端子。由帶濾波電路的橋式整流器202(包括儲能電容器203)進行濾波。初級線圈的第二端子連接到初級側接收器221的汲極端子。一次側接收器221還包括接收在二次側產生的控制信號的Rx終端,該控制信號作為閘極控制信號來調節藉由一次線圈的一次電流。一次側接收器221還可以包括一個高壓終端HV,以在接收到二次側產生的控制信號 之前,在提供交流輸入的開始時接收到整流電壓以產生啟動信號以控制一次線圈的一次電流。在變壓器201的二次側,提供與圖2A中的控制器102以相同控制方案操作的超快速瞬態響應(STR)控制器241,以在反饋終端FB處接收輸出反饋信號。在處理反饋信號後,次級側STR控制器241產生恆定的導通時間控制信號。隔離耦合元件250連接在二次側STR控制器241的傳輸終端Tx和一次側接收器221的Rx終端之間,將固定導通時間控制信號從二次側傳輸到反激轉換器的一次側。
交直流反激轉換器電路200的二次側還包括一個標準的高度整合的功率傳遞(PD)控制器271,藉由多針輸出互連插座281與負載通信。高度整合的PD控制器271可配備內置微控制器單元(MCU)和內置多次編程(MPT)功能。在一個例子中,高度整合的PD控制器271是一個通用系列總線(USB)C型控制器,支持2.0/3.0標準的供電。
在圖3A中,第一印刷電路板120包括內層121、外層122和可選的一個或多個中間層123。在本發明的示例中,第一印刷電路板120包括圖3B的一次側電路220的至少一部分。在一個示例中,安裝在第一印刷電路板120上的初級側電路220的部件包括變壓器201和儲能電容器203佈置在圖4A所示的內層121上,以及佈置在圖4B所示外層122上的初級側接收器221。在另一個示例中,安裝在第一印刷電路板120上的初級側電路220的部件還包括設置在外層122上的橋式整流器202。
如圖3A所示,第二PCB 140包括內層141,外層142,以及其間可選的一個或多個中間層143。第二PCB 140包括圖3B的次級側電路240的至少一部分。在一個示例中,安裝在第二PCB 140上的次級側電路240的部件包括設置在如圖5A所示的內層141上的輸出電容器213,以及設置在如圖5B所示的外層142 上的次級側STR控制器241和高度整合的PD控制器271。在另一示例中,安裝在第二PCB 140上的次級側電路240的部件還包括設置在內層141上的多針輸出互連插座281。如圖3A所示,第一PCB 120的內層121面向第二PCB 140的內層141,使得變壓器201,儲能電容器203,輸出電容器213和其他大體積元件被限制在第一PCB 120和第二PCB 140之間的空間中。低輪廓表面安裝部件,包括初級側接收器221,次級側STR控制器241和高度整合的PD控制器271,位於分別面向外殼110第一和第二側表面111和112的外層122和142上。多針輸出互連插座281較佳地安裝在第二PCB 140的面向外殼110的頂表面上的開口180的邊緣上。
為了避免習知技術裝置中出現的散熱問題和EMI問題,本發明第一PCB120的外層122設置有大面積源極接觸焊盤223C和小面積汲極接觸焊盤225C,如圖4B所示。在一個示例中,大面積源極接觸焊盤223C的面積是小面積汲極接觸焊盤225C的面積的十倍或更多。在另一示例中,大面積源極接觸焊盤223C的面積是小面積汲極接觸焊盤225C的面積的二十倍或更多。大面積源極接觸焊盤223C具有實質上與圖6C所示的初級側接收器221從半導體封裝底面露出的晶片基座的底表面319一致的形狀。如圖4B和6C所示,在源極接觸焊盤223C和用作半導體封裝的源極引腳的暴露的晶片基座之間提供大的源極連接區域。小面積汲極接觸焊盤225C具有實質上與從圖6C所示的初級側接收器221的半導體封裝的底面露出的汲極引腳的底表面一致的形狀。如圖4B和6C所示,在汲極接觸焊盤225C和半導體封裝的暴露的汲極引腳之間提供小的汲極連接區域。在一個示例中,源連接區域是汲極連接區域的10倍以上。大面積源極接觸焊盤提供主開關快速散熱的優點,小面積汲極接觸焊盤提供降低射頻輻射EMI的好處。如圖4B所示,大面積源極接觸焊盤223C擴展到第一PCB 120的外層122上的大導電區域223,以用作散熱器。為了進一步改善系統的熱性能,在圖4A中內層121以及圖4C中的一個或多個可選的中間層123上設置較大的導電區域223',藉由導 電通孔227連接到第一PCB 120的外層122上的大面積源極接觸焊盤223C和擴展導電區域223。如圖4C所示,一個或多個可選中間層123上的導電區域223'可以實質上擴張到整個中間層的PCB區域,除了導電孔的位置和它們的互連之外。這有助於藉由整個PCB擴散和平均電流開關元件產生的熱量,從而大大提高了熱性能。在一個示例中,藉由導電通孔227連接到源極接觸焊盤223C的第一PCB 120的所有層中的組合導電區域223'是源極接觸焊盤223C的面積的五倍以上。在又一示例中,藉由導電通孔227連接到源極接觸焊盤223C的第一PCB 120的所有層中的組合導電區域223'是源極接觸焊盤223C的面積的十倍以上。出於同樣的原因,如圖5B所示,第二PCB 140的外層142設置有大面積源極接觸焊盤243C和小面積汲極接觸焊盤245C。如圖7C所示,二次側半導體封裝的暴露的晶片基座用作次級側半導體封裝的源極引腳,提供了與圖5B源極接觸焊盤243C之間大的源極連接區域。如圖7C所示,次級側半導體封裝的暴露的汲極引腳提供了與圖5B汲極接觸焊盤245C之間的小汲極連接區域。在一個示例中,源連接區域是汲極連接區域的10倍以上。大面積源極接觸焊盤243C擴展到第二PCB 140的外層142上的大導電區域243,以用作散熱器。較大的導電區域243'設置在內層141上以及圖5C中的一個或多個可選的中間層143上。藉由導電通孔247連接到第二PCB 140的外層142上的大面積源極接觸焊盤243C和擴展導電區域243。如圖5C所示,一個或多個可選中間層143上的導電區域243'可以實質上擴張到整個中間層的PCB區域,除了導電孔的位置和它們的互連之外。這有助於藉由整個PCB擴散和平均電流開關元件產生的熱量,從而大大提高了熱性能。在一個示例中,藉由導電通孔247連接到源極接觸焊盤243C的第二PCB 140的所有層中的組合導電區域243'是源極接觸焊盤243C的面積的五倍以上。在又一示例中,藉由導電通孔247連接到源極接觸焊盤243C的第二PCB 140的所有層中的組合導電區域243'是源極接觸焊盤243C的面積的十倍以上。
圖6A是本發明的示例中的HV半導體封裝300的俯視圖,圖6B是沿AA,的橫截面圖,圖6C是底部視圖。在一個示例中,HV指的是500伏或更高的電壓。HV半導體封裝300包括引線框架320,積體電路(IC)340(可以是接收器IC或驅動器IC,或通常統稱控制器IC),耗盡型場效應電晶體(DFET)350[比如耗盡型MOSFET或耗盡型結型場效應電晶體(JFET)),HV金屬-絕緣體-半導體場效應電晶體(MOSFET)360和模塑封裝390。HV MOSFET 360具有源電極和閘電極設置在頂表面上,汲極設置在底表面上。在一個示例中,HV半導體封裝300是圖3A示出的充電器100的電路圖3B中的初級側接收器221。在本發明的示例中,HV半導體封裝300在封裝本身,或安裝在電路板上無需使用銅屏蔽和隔離聚酯薄膜。
引線框架320包括晶片基座322和與晶片基座分離的閘極接觸島。在一個例子中,引線框架320僅包含一個晶片基座322。引線框架320不包括另一個晶片基座。晶片基座322包括非蝕刻上表面部分326和蝕刻上表面部分328。IC 340藉由第一非導電材料336連接到晶片基座322的非蝕刻上表面部分326。DFET 350藉由第二非導電材料356連接到晶片基座322的非蝕刻上表面部分326。高壓MOSFET 360藉由導電材料(例如,多個焊球362)連接到晶片基座322的蝕刻上表面部分328。HV MOSFET 360前表面的大部分由預成型封裝372包圍。
成型封裝390包圍IC 340、DFET 350、HV MOSFET 360和引線框架320的大部分。IC 340和DFET 350在正面放置。高壓場效應電晶體360是在翻轉晶片放置。高壓MOSFET 360的源電極361直接連接到多個焊球362。多個焊球362直接連接到晶片基座322的蝕刻上表面部分328。
晶片基座322的蝕刻上表面部分328包括凹槽陣列329。凹槽陣列320中每個凹槽的深度為晶片基座322厚度的45%到55%。
在本發明的示例中,高壓引腳386和連接到晶片基座322的相鄰低壓引腳388之間的水平距離389不得小於與高壓半導體封裝300的額定電壓相對應的水平沿面距離。如圖6A所示,高壓引腳386和汲極引腳335佈置在靠近一個拐角的兩側,在該拐角處晶片基座322被切除以保持水平沿面距離。為了保持可用的最大晶片基座底面面積,最好將切除面積減到最小。在本發明的示例中,晶片基座具有倒L形切除區399,以保持與高壓引腳386和汲極引腳335至少1.1mm的水平沿面距離。高壓MOSFET 360包括多個焊球362。多個焊球362的大部分被預成型封裝372包圍。垂直沿面距離由多個焊球362的高度保持,該高度將高壓MOSFET 360與晶片基座322的蝕刻上表面部分328分開。
在另一個示例中,圖6C中底部暴露源極面積是汲極335的底部暴露面積的10倍以上。在另一個示例中,圖6C中底部暴露源極面積是汲極335的底部暴露面積的20倍以上。在本發明的的示例中,圖6C晶片基座322的底面319暴露於成型封裝390中。在一個示例中,晶片基座322的外露底面319的表面積至少為高壓半導體封裝300底面的60%。在又一個例子中,晶片基座322的暴露底面319的表面積至少為高壓半導體封裝300底面的80%。因為IC 340、DFET 350和HV MOSFET 360安裝在同一個晶片基座322上,目的是減少部件計數,並且由於HV MOSFET 360處於翻轉的晶片位置,所以HV半導體封裝300可以具有大功率接地(電連接到酸性高壓MOSFET 360的CE電極361、晶片基座322的外露底面319和低壓引腳388)。晶片基座322的外露底面319連接到第一個PCB 120的大源接觸焊盤223C,以便於散熱,以滿足77℃的最大皮膚接觸溫度要求(用戶的手接觸充電器100的外殼110)。實際上,高壓半導體封裝300可僅包括安裝在晶片基座322上的高壓MOSFET 360翻轉晶片,並且IC 340、DFET 350提供在一個或多個單獨的半導體封裝中。或者高壓半導體封裝300可包括安裝在晶片基座322上的高壓MOSFET 360翻轉晶片,與IC340和DFET 350中的一個共同包裝。
在本發明的示例中,HV MOSFET 360與IC 340隔離並且與HV半導體封裝300內的DFET 350隔離。引腳347(控制器閘極驅動輸出)和引腳367(MOSFET閘極)在HV半導體封裝300內電隔離。HV MOSFET 360可以藉由HV半導體封裝300外部的電路電連接到IC 340。因此,本發明提供了來自外部的其他附加控制的靈活性。或者,控制器閘極驅動輸出可以在內部連接到MOSFET閘極,使得在HV半導體封裝300上無需設置閘極端子。
圖7A是本發明的示例中的俯視圖。圖7B是在沿著半導體封裝400的CC'的橫截面圖。半導體封裝400包括引線框架420,控制器440,MOSFET 460和模製封裝490。在一個示例中,半導體封裝400是圖3A中的充電器100中如圖3B所示出的的次級側STR控制器241。
引線框架420包括晶片基座422。在一個示例中,引線框架420僅包括單個晶片基座422。引線框架420不包括另一個晶片基座。晶片基座422包括未蝕刻的頂表面部分426和蝕刻的頂表面部分428。控制器440藉由非導電材料436附接到晶片基座422的未蝕刻的頂表面部分426。MOSFET 460藉由導電材料462附接到晶片基座422的蝕刻的頂表面部分428。
模製封裝490包圍控制器440,MOSFET 460和引線框架420的大部分。控制器440朝上放置。MOSFET 460設置於翻轉晶片中。MOSFET 460的源電極461直接連接到導電材料462。導電材料462直接連接到晶片基座422的蝕刻的頂表面部分428。
晶片基座422的蝕刻頂表面部分428包括凹槽陣列429。凹槽陣列429中的每一個的凹槽深度是晶片基座422的厚度的45%至55%。
圖8是本發明的示例中的半導體封裝500的俯視圖。半導體封裝500包括引線框架520,PD控制器540,第一MOSFET 550,第二MOSFET 560和 模製封裝590(以透明示出)。在一個示例中,半導體封裝500是圖3A中的充電器100中如圖3B所示出的次級側中高度整合的PD控制器271。
引線框架520包括第一晶片基座522,第二晶片基座524和第三晶片基座526。PD控制器540附接到第一晶片基座522。第一MOSFET 550附接到第二晶片基座524。第二MOSFET 560連接到第三晶片基座526。第一晶片基座522,第二晶片基座524和第三晶片基座526彼此分開。
在一個示例中,在圖3A的充電器100中使用的隔離耦合元件250是無芯脈衝變壓器。如圖9A和9B所示,隔離耦合元件250由多層PCB上的導電線路形成。在本發明的示例中,上層1300包括多個匝的初級線圈1360和次級線圈1370的第一部分1380。初級線圈1360設置在上層1300的外部,包圍次級線圈1370的第一部分1380。次級線圈1370的第一部分1380設置在上層1300的內部。下層1400包括次級線圈1370的第二部分1480。上層1300上的次級線圈1370的第一部分1380具有中間接點1382位於上層1300的中央部分,連接到位於下層1400的中心部分的第二部分1480的中間接點1481。次級線圈1370的第一部分1380的第二端1384位於上層1300連接到下層1400上的次級線圈1370的第二端1484。在本發明的示例中,可以提供覆蓋上層1300的可選頂層(未示出),也可以提供可選的底層1200以覆蓋下層1400以保護隔離耦合元件250的線圈導電線路。底層1200上的第一焊盤1232可以藉由第一組一個或多個過孔連接到初級線圈1360的第一端1362。底層1200上的第二焊盤1234可以藉由第二組一個或多個通孔和下層1400上的導電線路1494連接到初級線圈1360的第二端1364。底層1200上的第三焊盤1236可以藉由第三組一個或多個通孔連接到下層1400上的次級線圈1370的第一端1482。底層1200上的第四焊盤1238可以藉由下層1400上的第四組一個或多個通孔和導電線路1498連接到次級線圈1370的第二端1484。或者,接觸焊盤可以選擇形成在下層1400上。
在一個示例中,隔離耦合元件250在初級線圈和次級線圈之間具有3:10的匝數比。在另一示例中,隔離耦合元件250在100kHz下提供50nH的互感。在又一個示例中,隔離耦合元件250提供高達5.5kVrms的電流隔離。在一個示例中,隔離耦合元件250形成在四層PCB上。在另一示例中,隔離耦合元件250形成為尺寸為9.5mm×5.5mm×1.8mm或更小的獨立部件。隔離耦合元件250可以設置在第一PCB 120上或第二PCB 140上。
在本發明的示例中,圖3A的充電器100還包括設置在第一PCB 120和第二PCB 140之間的空間中的可選的第三PCB 160。第三PCB 160垂直於第一PCB 120和第二PCB 140。在一個示例中,多針輸出互連插座281安裝在第三PCB 160的面向外殼110的頂表面上的開口180的邊緣上。在另一個示例中,第三PCB 160包括設置在其上的隔離耦合元件250。在本發明的示例中,隔離耦合元件250是安裝在第三PCB上或嵌入在第三PCB中的獨立元件。
在本發明的示例中,充電器100具有大於0.5W/CC的功率密度。在一個示例中,以30mm×33mm×29mm的緊湊尺寸提供18W PD充電器。在另一個示例中,提供30W PD充電器,其緊湊尺寸為39mm×35mm×39mm。在又一個示例中,提供了45W PD充電器,其緊湊尺寸為48mm×48mm×28mm。由本發明的PD充電器提供的功率密度遠高於目前市場上可用的移動設備的PD充電器的最大功率密度。
所屬技術領域具有通常知識者可以認識到,本申請公開的各實施方案是可以修改的。例如,凹槽陣列329的多個行和多個列可以變化。例如,凹槽陣列329中的每一個的尺寸可以變化。所屬技術領域具有通常知識者可以想到其他修改,並且所有這些修改都被認為落入由申請專利範圍限定的本發明的範圍內。
100:充電器
110:外殼
111:第一側面
112:第二側面
120:第一印刷電路板
121:內層
122:外層
140:第二PCB
141:內層
142:外層
152:第一插腳
154:第二插腳
160:第三PCB
180:開口

Claims (20)

  1. 一種充電器,其包括:一外殼;一第一印刷電路板(PCB),包括:一變壓器,一儲能電容器和一半導體封裝,其中該變壓器的初級線圈的一第一端子接收一整流電壓,並且該半導體封裝包括一主開關電晶體,其中該主開關電晶體的一汲極引線連接到該變壓器的初級線圈的一第二端子;一第二PCB,與該第一PCB分開,該第二PCB包括:一輸出電容器和一二次側控制器,其中該二次側控制器反饋一輸入端接收表示一輸出電壓的一反饋電壓,並產生一控制信號;以及一隔離耦合元件,傳輸來自該第二PCB的該控制信號,以控制該第一PCB上的該主開關電晶體的開關操作;其中從該半導體封裝的底表面暴露的該主開關電晶體的一源極引線連接到該第一PCB上的一源極接觸焊盤;其中,該源極接觸焊盤和從該半導體封裝的底表面露出的該源極引線的連接區域大於一汲極接觸焊盤和該主開關電晶體的該汲極引線的連接區域。
  2. 如請求項1所述的充電器,其中該變壓器和該儲能電容器設置在該第一PCB的內層上,並且該半導體封裝設置在與該第一PCB的內層相對的該第一PCB的外層上;其中,該輸出電容器設置在該第二PCB的內層上,該二次側控制器設置在與該第二 PCB的內層相對的該第二PCB的外層上;並且其中該第一PCB的內層面向該第二PCB的內層。
  3. 如請求項2所述的充電器,其中該隔離耦合元件設置在該第一PCB上,用於將該控制信號從該第二PCB傳輸到該第一PCB。
  4. 如請求項2所述的充電器,其中該隔離耦合元件設置在該第二PCB上,用於將該控制信號從該第二PCB傳輸到該第一PCB。
  5. 如請求項2所述的充電器,其中該第二PCB進一步包括一功率傳遞(PD)控制器,該PD控制器具有MCU以與負載通信,該PD控制器設置在該第二PCB的外部層上。
  6. 如請求項5所述的充電器,其中該第二PCB進一步包括設置在該第二PCB的內層上的多針輸出互連插座。
  7. 如請求項6所述的充電器,其中該二次側控制器是COT控制器。
  8. 如請求項7所述的充電器,其在充電操作中提供的功率密度大於0.6瓦/立方厘米(W/cc)。
  9. 如請求項5所述的充電器,其進一步包括一第三PCB,其中該第三PCB垂直於該第一PCB和該第二PCB。
  10. 如請求項9所述的充電器,其進一步包括設置在該第三PCB邊緣上的多針輸出互連插座。
  11. 如請求項9所述的充電器,其中該第三PCB包括多層PCB,該隔離耦合元件是一個嵌入形成在該第三PCB中的無芯印刷 電路板變壓器。
  12. 如請求項9所述的充電器,其中該隔離耦合元件是一個安裝在該第三PCB上的獨立無芯印刷電路板變壓器。
  13. 如請求項1所述的充電器,其中該源極接觸焊盤與暴露於該半導體封裝底面的該源極引線的連接面積至少比該汲極接觸焊盤與該主開關電晶體的該汲極引線的連接面積大10倍。
  14. 如請求項1所述的充電器,其中該源極接觸焊盤進一步連接延伸到該第一PCB上的其它導電區域。
  15. 如請求項1所述的充電器,其中該第一PCB包括在一第一層和一最後一層之間的一個或多個中間層;並且,在該一個或多個中間層和該最後一層上形成一個或多個導電區域與該源極接觸焊盤電連接。
  16. 如請求項1所述的充電器,其中形成於該第一PCB的一中間層上的導電區域實質上延伸在該第一PCB的整個中間層區域,除了導電孔的位置和它們之間的互連區域以外。
  17. 如請求項1所述的充電器,其中該二次側控制器還包括一同步開關電晶體,該同步開關電晶體具有連接到一二次線圈的一第二端子的一汲極引線和連接到地的一源極引線;其中該第二PCB的該源極接觸焊盤和從該二次側控制器的底面暴露的該同步開關電晶體的該源極引線的連接區域大於該第二PCB的該汲極接觸焊盤和該同步開關電晶體的該汲極引線的連接區域。
  18. 如請求項17所述的充電器,其中該源極接觸焊盤進一步連接延伸到該第二PCB上的其它導電區域。
  19. 如請求項18所述的充電器,其中該第二PCB包含在一第一 層和一最後一層之間的一個或多個中間層;並且,在該一個或多個中間層和該最後一層上形成一個或多個導電區域與該源極接觸焊盤電連接。
  20. 如請求項18所述的充電器,其中形成在該第二PCB的一中間層上的導電區域實質上延伸在該第二PCB的整個中間層區域,除了導電孔的位置和它們之間的互連區域以外。
TW109121193A 2019-06-28 2020-06-22 應用於高功率密度充電的超快速瞬態響應交直流轉換器 TWI768381B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/457,782 2019-06-28
US16/457,782 US11258270B2 (en) 2019-06-28 2019-06-28 Super-fast transient response (STR) AC/DC converter for high power density charging application

Publications (2)

Publication Number Publication Date
TW202101851A TW202101851A (zh) 2021-01-01
TWI768381B true TWI768381B (zh) 2022-06-21

Family

ID=73891943

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109121193A TWI768381B (zh) 2019-06-28 2020-06-22 應用於高功率密度充電的超快速瞬態響應交直流轉換器

Country Status (3)

Country Link
US (1) US11258270B2 (zh)
CN (1) CN112152486B (zh)
TW (1) TWI768381B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11329025B2 (en) 2020-03-24 2022-05-10 Texas Instruments Incorporated Multi-chip package with reinforced isolation

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020071293A1 (en) * 2000-07-13 2002-06-13 Eden Richard C. Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods a of forming power transistor
US20130242618A1 (en) * 2012-03-19 2013-09-19 Fujitsu Limited Compound semiconductor device and method for manufacturing the same
US20140197889A1 (en) * 2013-01-17 2014-07-17 Fujitsu Limited Semiconductor device, method for manufacturing the same, power supply device, and high-frequency amplifier
TW201601435A (zh) * 2014-06-19 2016-01-01 沈志隆 具超高昇降壓比之創新電能轉換裝置
US20170279360A1 (en) * 2014-09-24 2017-09-28 Aisin Aw Co., Ltd. Control board of power conversion device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6278264B1 (en) * 2000-02-04 2001-08-21 Volterra Semiconductor Corporation Flip-chip switching regulator
US7154174B2 (en) * 2003-02-27 2006-12-26 Power-One, Inc. Power supply packaging system
US6940724B2 (en) * 2003-04-24 2005-09-06 Power-One Limited DC-DC converter implemented in a land grid array package
US8169185B2 (en) * 2006-01-31 2012-05-01 Mojo Mobility, Inc. System and method for inductive charging of portable devices
US7851856B2 (en) * 2008-12-29 2010-12-14 Alpha & Omega Semiconductor, Ltd True CSP power MOSFET based on bottom-source LDMOS
US8766430B2 (en) * 2012-06-14 2014-07-01 Infineon Technologies Ag Semiconductor modules and methods of formation thereof
US9960664B2 (en) 2014-12-07 2018-05-01 Alpha And Omega Semiconductor Incorporated Voltage converter
US9824949B2 (en) * 2015-03-11 2017-11-21 Gan Systems Inc. Packaging solutions for devices and systems comprising lateral GaN power transistors
DE202015105092U1 (de) * 2015-09-28 2015-10-29 Tbs Avionics Co Ltd Elektronisches Bauteil
CN110165442B (zh) * 2018-02-12 2020-11-03 泰达电子股份有限公司 金属块焊接柱组合及其应用的电源模块

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020071293A1 (en) * 2000-07-13 2002-06-13 Eden Richard C. Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods a of forming power transistor
US20130242618A1 (en) * 2012-03-19 2013-09-19 Fujitsu Limited Compound semiconductor device and method for manufacturing the same
US20140197889A1 (en) * 2013-01-17 2014-07-17 Fujitsu Limited Semiconductor device, method for manufacturing the same, power supply device, and high-frequency amplifier
TW201601435A (zh) * 2014-06-19 2016-01-01 沈志隆 具超高昇降壓比之創新電能轉換裝置
US20170279360A1 (en) * 2014-09-24 2017-09-28 Aisin Aw Co., Ltd. Control board of power conversion device

Also Published As

Publication number Publication date
CN112152486B (zh) 2024-02-06
TW202101851A (zh) 2021-01-01
CN112152486A (zh) 2020-12-29
US11258270B2 (en) 2022-02-22
US20200412148A1 (en) 2020-12-31

Similar Documents

Publication Publication Date Title
TWI752535B (zh) 應用於高功率密度充電的超快速暫態響應交直流轉換器
US6970367B2 (en) Switching power supply
JP7119842B2 (ja) Mosトランジスタ内蔵基板及びこれを用いたスイッチング電源装置
TW201610654A (zh) 電源裝置
US20170196118A1 (en) Power Supply And Method
US11876084B2 (en) Power supply system
JP4558407B2 (ja) スイッチング電源装置
TWI768381B (zh) 應用於高功率密度充電的超快速瞬態響應交直流轉換器
TWI762959B (zh) 應用於高功率密度充電的暫態響應交直流轉換器
TWI343780B (en) Power module package structure
KR102590673B1 (ko) 고출력 밀도 충전 응용을 위한 초고속 과도 응답(str) ac/dc 컨버터
KR102587044B1 (ko) 고출력 밀도 충전 응용을 위한 초고속 과도 응답(str) ac/dc 컨버터
CN110380462B (zh) 充电器
KR20210008241A (ko) 고출력 밀도 충전 응용을 위한 초고속 과도 응답(str) ac/dc 컨버터
CN219697495U (zh) 开关模式功率转换器
TWI846185B (zh) 充電器
US20240364227A1 (en) Switched-mode power converter
CN117728541A (zh) 一种便携式GaN充电器
CN118263005A (zh) 电源模块和供电系统