TWI752202B - Support attached printed circuit board and manufacturing method therof - Google Patents
Support attached printed circuit board and manufacturing method therof Download PDFInfo
- Publication number
- TWI752202B TWI752202B TW107109783A TW107109783A TWI752202B TW I752202 B TWI752202 B TW I752202B TW 107109783 A TW107109783 A TW 107109783A TW 107109783 A TW107109783 A TW 107109783A TW I752202 B TWI752202 B TW I752202B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- pattern layer
- opening
- conductor pattern
- printed circuit
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 17
- 229910000679 solder Inorganic materials 0.000 claims abstract description 75
- 239000000758 substrate Substances 0.000 claims abstract description 57
- 239000010410 layer Substances 0.000 claims description 426
- 239000004020 conductor Substances 0.000 claims description 131
- 229910052751 metal Inorganic materials 0.000 claims description 63
- 239000002184 metal Substances 0.000 claims description 63
- 239000011229 interlayer Substances 0.000 claims description 54
- 238000000034 method Methods 0.000 claims description 29
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 16
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 10
- 239000010936 titanium Substances 0.000 claims description 9
- 239000010949 copper Substances 0.000 claims description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- 229910052719 titanium Inorganic materials 0.000 claims description 5
- 238000005488 sandblasting Methods 0.000 claims description 4
- 239000000463 material Substances 0.000 description 17
- 239000011888 foil Substances 0.000 description 16
- 239000000654 additive Substances 0.000 description 12
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 9
- 239000000470 constituent Substances 0.000 description 9
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 238000004806 packaging method and process Methods 0.000 description 8
- 238000007772 electroless plating Methods 0.000 description 7
- 238000005530 etching Methods 0.000 description 7
- 238000010030 laminating Methods 0.000 description 7
- 230000000996 additive effect Effects 0.000 description 6
- 238000005538 encapsulation Methods 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- 101001134276 Homo sapiens S-methyl-5'-thioadenosine phosphorylase Proteins 0.000 description 5
- 102100022050 Protein canopy homolog 2 Human genes 0.000 description 5
- 239000011889 copper foil Substances 0.000 description 5
- 239000012779 reinforcing material Substances 0.000 description 5
- 238000009713 electroplating Methods 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000011256 inorganic filler Substances 0.000 description 3
- 229910003475 inorganic filler Inorganic materials 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 230000015654 memory Effects 0.000 description 3
- 229910052763 palladium Inorganic materials 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 239000006185 dispersion Substances 0.000 description 2
- 238000005553 drilling Methods 0.000 description 2
- 239000004744 fabric Substances 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000003365 glass fiber Substances 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 239000012766 organic filler Substances 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- 229920000877 Melamine resin Polymers 0.000 description 1
- 239000004640 Melamine resin Substances 0.000 description 1
- 229920001807 Urea-formaldehyde Polymers 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005253 cladding Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229920001225 polyester resin Polymers 0.000 description 1
- 239000004645 polyester resin Substances 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
Description
本發明是有關於一種附有支撐體的印刷電路板及該印刷電路板的製造方法。The present invention relates to a printed circuit board with a support and a manufacturing method of the printed circuit board.
隨著電子產品的薄型化及小型化,應用於電子產品的封裝件也趨於薄型化及小型化。例如,隨著移動設備的薄型化及小型化,對在移動設備中利用到的記憶體等電子元件進行封裝的印刷電路板的厚度也趨於薄型化及小型化。With the thinning and miniaturization of electronic products, the packages applied to the electronic products also tend to be thinned and miniaturized. For example, with the thinning and miniaturization of mobile devices, the thickness of printed circuit boards that encapsulate electronic components such as memories used in mobile devices also tends to be thinned and miniaturized.
在印刷電路板的厚度趨於薄型化的情況下,封裝步驟中發生不良的可能性增大。When the thickness of the printed circuit board tends to be thinned, the possibility of occurrence of defects in the packaging step increases.
[現有技術文獻] [專利文獻] 韓國公開專利公報 第10-2011-0066044號(2011.06.16)[Prior Art Document] [Patent Document] Korean Patent Publication No. 10-2011-0066044 (2011.06.16)
本發明的目的在於提供一種在整個封裝步驟中易於操作且封裝良品率得到提高的貼附有支撐體的印刷電路板。An object of the present invention is to provide a printed circuit board attached with a support which is easy to handle in the entire packaging step and has an improved packaging yield.
並且,本發明的另一目的在於提供一種在封裝步驟前能夠進行電檢查的貼附有支撐體的印刷電路板。Furthermore, another object of the present invention is to provide a printed circuit board to which a support is attached, which can be electrically inspected before the encapsulation step.
根據本發明的一實施例,貼附有支撐體的印刷電路板包括:基板部以及貼附於所述基板部的支撐體,其中,所述基板部包括:第一外層導體圖案層;以及第一阻焊層,形成於所述第一外層導體圖案層上,並形成使所述第一外層導體圖案層的至少一部分暴露的第一開口,所述支撐體包括:罩幕圖案層,形成於所述第一阻焊層上,並形成與所述第一開口連通的第二開口;以及支撐絕緣層,形成於所述罩幕圖案層上,並形成與所述第二開口連通的第三開口,所述第一開口及所述第三開口各自的直徑越趨向下部越小。According to an embodiment of the present invention, a printed circuit board with a support body attached includes: a base plate part and a support body attached to the base plate part, wherein the base plate part includes: a first outer conductor pattern layer; a solder resist layer formed on the first outer conductor pattern layer and forming a first opening exposing at least a part of the first outer conductor pattern layer, the support body includes: a mask pattern layer formed on a second opening communicated with the first opening is formed on the first solder resist layer; and a support insulating layer is formed on the mask pattern layer and formed a third opening communicated with the second opening The diameters of the first opening and the third opening become smaller toward the lower part.
根據本發明的另一實施例,貼附有支撐體的印刷電路板包括:阻焊層,形成有使外層導體圖案層的焊盤暴露的開口;支撐體,形成於所述阻焊層上,並形成有與所述開口連通的貫通孔;以及罩幕圖案層,夾設於所述阻焊層與所述支撐體之間,並形成有使所述開口與所述貫通孔相互連通的貫通圖案,且與所述支撐體接觸的一面的至少一部分通過所述貫通孔暴露。According to another embodiment of the present invention, the printed circuit board attached with the support body includes: a solder resist layer formed with openings exposing the pads of the outer conductor pattern layer; a support body formed on the solder resist layer, and a through hole communicating with the opening is formed; and a mask pattern layer is sandwiched between the solder resist layer and the support body, and a through hole is formed to make the opening and the through hole communicate with each other pattern, and at least a part of the surface in contact with the support body is exposed through the through hole.
根據本發明的又一實施例,貼附有支撐體的印刷電路板的製造方法包括如下步驟:在載體基板的一面形成導體圖案層及層間絕緣層;形成用於覆蓋最外層的所述導體圖案層的阻焊層;在所述阻焊層形成罩幕圖案層;形成用於覆蓋所述罩幕圖案層及所述阻焊層的支撐絕緣層;以及去除所述阻焊層及所述支撐絕緣層各自的一部分而形成使最外層的所述導體圖案層的一部分暴露的開口部。According to yet another embodiment of the present invention, a manufacturing method of a printed circuit board with a support body attached includes the steps of: forming a conductor pattern layer and an interlayer insulating layer on one side of a carrier substrate; forming the conductor pattern for covering the outermost layer forming a mask pattern layer on the solder mask layer; forming a support insulating layer for covering the mask pattern layer and the solder mask layer; and removing the solder mask layer and the support Each part of the insulating layer forms an opening that exposes a part of the outermost conductor pattern layer.
根據本發明的實施例,可以提供一種在整個封裝步驟中易於操作且封裝良品率得到提高的貼附有支撐體的印刷電路板。According to the embodiments of the present invention, it is possible to provide a support-attached printed circuit board that is easy to operate in the entire packaging step and has an improved packaging yield.
並且,根據本發明的另一實施例,可以提供一種在封裝步驟前能夠進行電檢查的貼附有支撐體的印刷電路板。Also, according to another embodiment of the present invention, it is possible to provide a support-attached printed circuit board that can be electrically inspected before the encapsulation step.
本申請中使用的術語僅僅用於說明特定的實施例,並非意圖限定本發明。除非在文章脉絡上有明確不同的含義,否則單數型表述包括複數型表述。應當理解的是,在本申請中,「包括」或「具有」等術語用於指代說明書中記載的特徵、數字、步驟、操作、構成要素、部件或者其組合的存在性,並非預先排除一個或者更多個其他特徵或數字、步驟、操作、構成要素、部件或者其組合的可存在性或者可附加性。並且,在說明書全文中,「在……上」表示位於對象部分的上方或者下方,並非意指必須以重力方向為基準而位於上側。The terms used in this application are only used to describe specific embodiments and are not intended to limit the present invention. Singular expressions include plural expressions unless there is a clear different meaning in the context of the article. It should be understood that in this application, terms such as "comprising" or "having" are used to refer to the existence of features, numbers, steps, operations, constituent elements, components or combinations thereof described in the specification, and do not preclude a or the presence or addition of more other features or numbers, steps, operations, constituent elements, components, or combinations thereof. In addition, in the whole specification, "on" means to be positioned above or below the target portion, and does not necessarily mean that the target portion must be positioned on the upper side with reference to the direction of gravity.
並且,所謂的結合,在各個構成要素之間的接觸關係中,不僅表示各個構成要素之間以物理方式直接地接觸的情形,而且還使用為涵蓋如下情形的含義:其他構成夾設於各個構成要素之間,從而構成要素分別接觸於該其他構成。In addition, the so-called combination, in the contact relationship between the respective constituent elements, not only means that the respective constituent elements are in direct physical contact with each other, but is also used to cover the case where other constituent elements are sandwiched between the respective constituent elements. between elements, so that the constituent elements are in contact with the other constituents, respectively.
附圖中示出的各個構成要素的大小及厚度被任意表示以便於描述,本發明並非必須限定於圖示情形。The sizes and thicknesses of the respective constituent elements shown in the drawings are arbitrarily represented for convenience of description, and the present invention is not necessarily limited to the illustrated ones.
以下,參閱附圖詳細說明根據本發明的貼附有支撐體的印刷電路板及其製造方法的實施例,在參閱附圖而描述的過程中,對相同或者相應的構成要素賦予相同的附圖符號,並省略與之相關的重複性說明。Hereinafter, embodiments of the printed circuit board attached with a support body and its manufacturing method according to the present invention will be described in detail with reference to the accompanying drawings. During the description with reference to the accompanying drawings, the same or corresponding components are assigned the same drawings as the same drawings. symbols, and omitting repetitive descriptions related to them.
貼附有支撐體的印刷電路板Printed circuit board with support attached
(第一實施例)(first embodiment)
圖1是示出根據本發明的第一實施例的貼附有支撐體的印刷電路板的圖。FIG. 1 is a view showing a printed circuit board to which a support is attached according to a first embodiment of the present invention.
參照圖1,根據本發明的第一實施例的貼附有支撐體的印刷電路板1000包括基板部100及支撐體200。基板部100可以包括第一外層導體圖案層11及第一阻焊層21,還可以包括第二外層導體圖案層12、層間絕緣層30及第二阻焊層22。支撐體200包括罩幕圖案層210及支撐絕緣層220。Referring to FIG. 1 , a printed
基板部100可以是一般的封裝用印刷電路板。基板部100可以是由無芯(Coreless)製程製造的印刷電路板,然而並不限定於此。The
第一外層導體圖案層11包括過孔焊盤(via pad)、信號圖案、功率圖案、接地圖案及焊接焊盤中的至少一個。The first outer
第一外層導體圖案層11可以利用電特性優異的銅(Cu)、銀(Ag)、鈀(Pd)、鋁(Al)、鎳(Ni)、鈦(Ti)、金(Au)、鉑(Pt)等形成。The first outer
第一阻焊層21形成於第一外層導體圖案層11上,並且在第一阻焊層21形成有使第一外層導體圖案層11的至少一部分暴露的第一開口310。The first
第一阻焊層21可通過層疊阻焊薄膜而形成。The first
第一阻焊層21可以利用感光性的阻焊薄膜(solder resist film)形成,然而並不限定於此。即,與通常的情況不同,本發明的第一開口310不是通過微影步驟而形成的,所以,第一阻焊層21即使不包括感光性絕緣物質也無妨。例如,第一阻焊層21還可以利用無機填料分散於熱固性絕緣樹脂的熱固性阻焊薄膜形成。後文中對第一開口310的形成方法進行描述。The first
第一開口310使第一外層導體圖案層11的焊接焊盤的至少一部分暴露。雖然在圖1等中將焊接焊盤的形態圖示為焊料罩幕限定(SMD:Solder Mask Defined)型,但焊接焊盤也可以形成為非焊料罩幕限定(NSMD:Non Solder Mask Defined)型。即,第一開口310還可以形成為使第一外層導體圖案層11的任意一個焊接焊盤的整體暴露的形態。The
第一開口310的直徑可以越趨向下部越小。即,第一開口310的直徑可以沿著從基板部100的外側朝向基板部100的厚度方向中心的方向逐漸減小。The diameter of the
若後述的支撐體200從基板部100分離,則可以在第一開口310內形成焊料,以使焊料形成於第一外層導體圖案層11的焊接焊盤上。When the
支撐體200貼附於基板部100。支撐體200包括罩幕圖案層210及支撐絕緣層220。在記憶體等電子部件被封裝到根據本實施例的貼附有支撐體的印刷電路板1000的基板部100後,支撐體200從基板部100被去除。The
罩幕圖案層210形成於第一阻焊層21上,且在罩幕圖案層210形成有與第一開口310連通的第二開口320。第二開口320貫通罩幕圖案層210。The
在對第一阻焊層21形成第一開口310時,罩幕圖案層210起到罩幕的作用。即,罩幕圖案層210的圖案化形態轉印至第一阻焊層21。最終,第一開口310與第二開口320的個數相同,且第一開口310與第二開口320相互連通。When the
罩幕圖案層210包括:第一金屬層211,與第一阻焊層21接觸;以及第二金屬層212,形成於第一金屬層211上。第一金屬層211及第二金屬層212可以分別包括銅。例如,第一金屬層211及第二金屬層212可以分別利用銅箔形成。The
第一金屬層211及第二金屬層212的厚度可以互不相同,然而並不限定於此。第一金屬層211及第二金屬層212各自的低粗糙面(光滑面(Shiny surface))可以相互接觸,使得在彼此之間的交界面能夠易於發生分離,然而並不限定於此。The thicknesses of the
對於本實施例而言,通過在第一金屬層211與第二金屬層212之間的交界面發生分離,支撐體200能夠從基板部100被去除。For the present embodiment, the
在此,第一金屬層211可以包括鎳(Ni)或鈦(Ti)。例如,第一金屬層211可以利用鎳箔(Nickel Foil)形成,第二金屬層212可以利用銅箔(Copper Foil)形成。這種情況下,由於第一外層導體圖案層11與第一金屬層211包括互不相同的金屬物質,所以在去除支撐體200後通過蝕刻去除殘留於第一阻焊層21的第一金屬層211時,第一外層導體圖案層11不受影響。Here, the
支撐絕緣層220形成於罩幕圖案層210上,且在支撐絕緣層220形成有與第二開口320連通的第三開口330。第三開口330貫通支撐絕緣層220。The supporting insulating
支撐絕緣層220支撐基板部100。因此,封裝根據本實施例的貼附有支撐體的印刷電路板1000的步驟期間內能夠易於操作。並且,即便在封裝步驟期間內被施加外部衝擊,支撐絕緣層220也能夠防止基板部100變形。The
支撐絕緣層220可以包括環氧樹脂等的絕緣性樹脂。並且,支撐絕緣層220可以包括絕緣性樹脂所含有的增强材料。增强材料可以是玻璃布、玻璃纖維、無機填料及有機填料中的至少任意一種。增强材料能夠增强支撐絕緣層220的剛性並降低熱膨脹係數。The
第三開口330與第二開口320連通。第一開口310、第二開口320及第三開口330相互連通而形成一個開口部300。第一外層導體圖案層11的至少一部分通過開口部300暴露於外部。The
第三開口330通過噴砂(Blast)步驟而與第二開口320連通。即,研磨顆粒對支撐絕緣層220形成第三開口330,並經過預先形成的第二開口320而對第一阻焊層21形成第一開口310。The
在通過噴砂步驟而對支撐絕緣層220形成第三開口330時,起到罩幕作用的抗蝕劑圖案層230可以形成於支撐絕緣層220上。在抗蝕劑圖案層230形成有貫通抗蝕劑圖案層230而與第三開口330連通的第四開口340。When the
第三開口330可以使接觸於支撐絕緣層220的罩幕圖案層210的一面的至少一部分暴露。在噴砂步驟中,包括金屬材料的罩幕圖案層210與包括有機材料的支撐絕緣層220的蝕刻速度可能不同。因此,罩幕圖案層210的一面可以通過第三開口330暴露。The
第三開口330的直徑可以越趨向下部越小。即,第三開口330的直徑可以沿著從基板部100的外側朝向基板部100的厚度方向中心的方向逐漸減小。The diameter of the
根據本實施例,基板部100的第一外層導體圖案層11的至少一部分借助第一開口310、第二開口320、第三開口330及第四開口340暴露於外部。因此,支撐體200能夠在支撐基板部100的同時實現針對基板部100的電檢查。According to this embodiment, at least a part of the first outer
第二外層導體圖案層12形成於第一外層導體圖案層11的下部。第二外層導體圖案層12與第一外層導體圖案層11一同構成基板部100的最外層導體圖案層。The second outer
第二外層導體圖案層12包括過孔焊盤、信號圖案、功率圖案、接地圖案及焊接焊盤中的至少一個。The second outer
第二外層導體圖案層12可以利用電特性優異的銅(Cu)、銀(Ag)、鈀(Pd)、鋁(Al)、鎳(Ni)、鈦(Ti)、金(Au)、鉑(Pt)等形成。Copper (Cu), silver (Ag), palladium (Pd), aluminum (Al), nickel (Ni), titanium (Ti), gold (Au), platinum ( Pt) and so on.
在封裝步驟中,在第二外層導體圖案層12可以布置有記憶體或應用處理器(AP:Application Processor)等電子部件。第二外層導體圖案層12與電子部件可以通過引線接合或覆晶接合而結合。In the packaging step, electronic components such as a memory or an application processor (AP: Application Processor) may be arranged on the second outer
第二外層導體圖案層12相比於第一外層導體圖案層11可以形成為更微小的線寬及更微小的間距(pitch)。Compared with the first outer
層間絕緣層30形成於第一外層導體圖案層11與第二外層導體圖案層12之間。The interlayer insulating
層間絕緣層30可以包括環氧樹脂等的絕緣性樹脂。層間絕緣層30可以是包括感光性絕緣樹脂的感光性絕緣層。The interlayer insulating
層間絕緣層30可以包括包含在絕緣性樹脂中的增强材料。增强材料可以是玻璃布、玻璃纖維、無機填料及有機填料中的至少一個。The interlayer insulating
層間絕緣層30可以形成為多個。在層間絕緣層30形成為多個的情況下,在相鄰的層間絕緣層30之間可以形成有內層導體圖案層40。根據形成於基板部100的層間絕緣層30的數量,內層導體圖案層40可以形成為單個或多個。The interlayer insulating
內層導體圖案層40包括過孔焊盤、信號圖案、功率圖案及接地圖案中的至少一個。內層導體圖案層40可以利用電特性優異的銅(Cu)、銀(Ag)、鈀(Pd)、鋁(Al)、鎳(Ni)、鈦(Ti)、金(Au)、鉑(Pt)等形成。The inner
第二阻焊層22以覆蓋第二外層導體圖案層12的方式形成於第二外層導體圖案層12上。The second solder resist
第二阻焊層22可以形成有使第二外層導體圖案層12的至少一部分暴露的開口O。The second solder resist
雖然在圖1等中將焊接焊盤的形態圖示為焊料罩幕限定(SMD:Solder Mask Defined)型,但焊接焊盤也可以形成為非焊料罩幕限定(NSMD:Non Solder Mask Defined)型。即,開口O也可以形成為使第二外層導體圖案層12的任意一個焊接焊盤的整體暴露的形態。Although the form of the solder pad is shown as a Solder Mask Defined (SMD: Solder Mask Defined) type in FIG. 1 and the like, the solder pad may be of a Non Solder Mask Defined (NSMD: Non Solder Mask Defined) type. . That is, the opening O may be formed to expose the entirety of any one of the bonding pads of the second outer
在圖1中標記的附圖符號V1是用於將第一外層導體圖案層11與內層導體圖案層40層間連接的過孔,附圖符號V2是用於將第二外層導體圖案層12與內層導體圖案層40層間連接的過孔。Reference numeral V1 marked in FIG. 1 is a via hole for interlayer connection between the first outer
因此,對根據本實施例的貼附有支撐體的印刷電路板1000而言,在封裝步驟期間內,基板部100可以被支撐體200支撐。因此,能夠更易於操作基板部100。並且,能夠防止基板部100在封裝步驟期間內發生變形。並且,由於基板部100的第一外層導體圖案層11借助第一開口310、第二開口320、第三開口330及第四開口340暴露,所以可以在封裝步驟前對基板部100的不良與否進行電檢查。Therefore, for the printed
(第二實施例)(Second Embodiment)
圖2是示出根據本發明的第二實施例的貼附有支撐體的印刷電路板的圖。FIG. 2 is a diagram illustrating a printed circuit board to which a support is attached according to a second embodiment of the present invention.
對於本實施例的貼附有支撐體的印刷電路板2000而言,相比於根據本發明的第一實施例的貼附有支撐體的印刷電路板1000,不同點在於第二外層導體圖案層12,以下,以此為中心進行說明。For the printed
第二外層導體圖案層12可以埋設在層間絕緣層30,並且一面暴露於層間絕緣層30的一面。即,以圖2為基準,第二外層導體圖案層12可以埋設到形成於最外層的層間絕緣層30,從而下表面暴露於最外層的層間絕緣層30的下表面。The second outer
此時,在第二外層導體圖案層12的一面可能形成有槽。At this time, grooves may be formed on one surface of the second outer
並且,第二外層導體圖案層12的平坦度可以高於第一外層導體圖案層11的平坦度。在此,平坦度可以指:以圖2為基準,第二外層導體圖案層12的下表面之間的高度的離散程度低於第一外層導體圖案層11的上表面之間的高度的離散程度。Also, the flatness of the second outer
上述的本實施例的貼附有支撐體的印刷電路板2000的特徵歸因於利用載體基板(圖5的C)製造基板部100的本發明的製造方法。The features of the support-attached printed
即,在載體基板的一面先形成第二外層導體圖案層12,而不是層間絕緣層30,從而,若去除載體基板,則第二外層導體圖案層12的一面暴露於最外層的層間絕緣層30的一面。並且,在去除載體基板時,載體基板的超薄銅箔殘留於基板部,在通過蝕刻去除超薄銅箔時,一並去除第二外層導體圖案層12的一部分,從而在第二外層導體圖案層12的一面可能形成槽。並且,製造步驟上,由於先形成第二外層導體圖案層12,之後再形成第一外層導體圖案層11,所以第二外層導體圖案層12的平坦度可以高於累計了製程誤差等變數的第一外層導體圖案層11的平坦度。That is, the second outer
(第三實施例)(third embodiment)
圖3是示出根據本發明的第三實施例的貼附有支撐體的印刷電路板的圖。3 is a diagram illustrating a printed circuit board to which a support is attached according to a third embodiment of the present invention.
對於本實施例的貼附有支撐體的印刷電路板3000而言,相比於根據本發明的第一實施例的貼附有支撐體的印刷電路板1000,不同點在於罩幕圖案層210,以下,以此為中心進行說明。For the printed
應用於本實施例的罩幕圖案層210還包括夾設於第一金屬層211與第二金屬層212之間的離型層213。The
在從基板部100去除支撐體200的過程中,為了易於分離,離型層213可以利用非黏性的物質形成。即,對於本實施例的貼附有支撐體的印刷電路板3000而言,與第一實施例的貼附有支撐體的印刷電路板1000不同,在第一金屬層211與離型層213之間的交界面發生分離。In the process of removing the
離型層213可以利用酚醛樹脂、尿素樹脂、三聚氰胺樹脂、環氧樹脂、聚酯樹脂。The
(第四實施例)(Fourth Embodiment)
圖4是示出根據本發明的第四實施例的貼附有支撐體的印刷電路板的圖。4 is a diagram illustrating a printed circuit board to which a support is attached according to a fourth embodiment of the present invention.
對於本實施例的貼附有支撐體的印刷電路板4000而言,相比於根據本發明的第一實施例的貼附有支撐體的印刷電路板1000,不同點在於罩幕圖案層210,以下,以此為中心進行說明。For the printed
罩幕圖案層210包括:離型層213,與第一阻焊層21接觸;金屬層214,形成於離型層213上。The
因此,對於本實施例而言,分離支撐體200與基板部100時,可以在第一阻焊層21與離型層213之間的交界面進行分離。Therefore, in this embodiment, when the
最終,與第一實施例不同,對於本實施例而言,分離支撐體200後不需要進行去除殘留於基板部100的支撐體200的一部分構成的步驟。Finally, unlike the first embodiment, in the present embodiment, the step of removing a part of the
應用於本實施例的離型層213及金屬層214可以直接採用第一至第三實施例中對離型層213、第一金屬層211及第二金屬層212的說明。The description of the
貼附有支撐體的印刷電路板的製造方法Manufacturing method of printed circuit board with support
圖5至圖12是依次示出根據本發明的一實施例的貼附有支撐體的印刷電路板的製造方法的圖。5 to 12 are diagrams sequentially illustrating a method of manufacturing a printed circuit board to which a support is attached according to an embodiment of the present invention.
根據本發明的一實施例的貼附有支撐體的印刷電路板的製造方法可以包括如下步驟:在載體基板的一面形成導體圖案層及層間絕緣層;形成用於覆蓋最外層的導體圖案層的阻焊層;在阻焊層上形成罩幕圖案層;形成用於覆蓋罩幕圖案層及阻焊層的支撐絕緣層;以及,去除阻焊層及支撐絕緣層各自的一部分而形成使最外層的導體圖案層的一部分暴露的開口部,還可以包括去除載體基板的步驟。According to an embodiment of the present invention, the manufacturing method of the printed circuit board with the support attached may include the following steps: forming a conductor pattern layer and an interlayer insulating layer on one side of the carrier substrate; forming a conductor pattern layer for covering the outermost layer. Solder resist layer; forming a mask pattern layer on the solder resist layer; forming a support insulating layer for covering the mask pattern layer and the solder resist layer; A part of the exposed opening of the conductor pattern layer may further include a step of removing the carrier substrate.
參照圖5,在載體基板的一面依次形成第一層間絕緣層及第一導體圖案層。Referring to FIG. 5 , a first interlayer insulating layer and a first conductor pattern layer are sequentially formed on one surface of the carrier substrate.
載體基板C可以是進行無芯製程時使用的常用的輔助材料。即,載體基板C可以包括:支撐芯S;載體金屬箔CF2,形成於支撐芯S的兩面;以及超薄金屬箔CF1,形成於載體金屬箔CF2。The carrier substrate C may be a common auxiliary material used in coreless manufacturing. That is, the carrier substrate C may include: the support core S; the carrier metal foil CF2 formed on both sides of the support core S; and the ultra-thin metal foil CF1 formed on the carrier metal foil CF2.
第一層間絕緣層30可以通過在載體基板C層疊感光性絕緣薄膜而形成。並且,第一層間絕緣層30可以通過在載體基板C層疊如味之素構建薄膜(ABF:Ajinomoto Build-up Film)等的增層絕緣薄膜而形成。在本步驟的第一層間絕緣層30利用感光性絕緣薄膜形成的情況下,可以通過微影步驟進行形成對後述的第一導體圖案層與第三導體圖案層進行層間連接的過孔所需的通孔形成步驟。The first
第一導體圖案層40形成在層疊於載體基板C的第一層間絕緣層30的一面上。第一導體圖案層40可以通過半加成法(SAP:Semi Additive Process)、改良型半加成法(MSAP:Modified Semi Additive Process)及減成法(Subtractive Process)中的任意一種方法形成。The first
在第一導體圖案層40通過SAP製程形成的情況下,在本步驟中,第一導體圖案層40可以形成為包括形成於第一層間絕緣層30的無電解鍍覆層以及形成於無電解鍍覆層的電解鍍覆層的結構。在第一導體圖案層40通過MSAP製程形成的情況下,在本步驟中,第一導體圖案層40可以形成為包括形成於第一層間絕緣層30的金屬箔以及形成於金屬箔上的電解鍍覆層的結構。In the case where the first
第一導體圖案層40及第一層間絕緣層30分別相當於上述的根據本發明的第一實施例的貼附有支撐體的印刷電路板1000的內層導體圖案層40及最外層層間絕緣層30。The first
接下來,參照圖6,依次形成第二層間絕緣層及第二導體圖案層。Next, referring to FIG. 6 , a second interlayer insulating layer and a second conductor pattern layer are sequentially formed.
第二層間絕緣層30可以通過層疊感光性絕緣薄膜而形成。並且,第二層間絕緣層30可以通過層疊如味之素構建薄膜(ABF:Ajinomoto Build-up Film)等的增層絕緣薄膜而形成。The second
第二導體圖案層11形成於第二層間絕緣層30的一面。第二導體圖案層11可以通過半加成法(SAP:Semi Additive Process)、改良型半加成法(MSAP:Modified Semi Additive Process)及減成法(Subtractive Process)中的任意一種方法形成。The second
在第二導體圖案層11通過SAP製程形成的情況下,第二導體圖案層11可以形成為包括形成於第二層間絕緣層30的無電解鍍覆層以及形成於無電解鍍覆層的電解鍍覆層的結構。在第二導體圖案層11通過MSAP製程形成的情況下,第二導體圖案層11可以形成為包括形成於第二層間絕緣層30的金屬箔、形成於金屬箔的無電解鍍覆層以及形成於無電解鍍覆層的電解鍍覆層的結構。In the case where the second
另外,在形成第二導體圖案層11的步驟中,可以與第二導體圖案層11一同形成用於將第一導體圖案層40與第二導體圖案層11層間連接的第一過孔V1。In addition, in the step of forming the second
第一過孔V1可以通過如下方式形成:在第二層間絕緣層30通過雷射鑽孔形成第一通孔,並在第一通孔內依次形成無電解鍍覆層及電解鍍覆層。在第二層間絕緣層30包括感光性物質的情況下,可以通過微影步驟形成第一通孔。The first via hole V1 can be formed by forming a first through hole in the second
第二導體圖案層11及第二層間絕緣層30分別相當於上述的根據本發明的第一實施例的貼附有支撐體的印刷電路板1000的第一外層導體圖案層11及最外層層間絕緣層30。The second
接下來,參照圖7,以覆蓋第二導體圖案層的方式形成第一阻焊層。Next, referring to FIG. 7 , a first solder resist layer is formed so as to cover the second conductor pattern layer.
第一阻焊層21可以通過在第二層間絕緣層30層疊阻焊薄膜而形成。第一阻焊層21可以包括感光性物質,然而並不限定於此。The first solder resist
接下來,參照圖8,在第一阻焊層上形成罩幕圖案層。Next, referring to FIG. 8 , a mask pattern layer is formed on the first solder resist layer.
罩幕圖案層210可以通過如下方式形成:在第一阻焊層21上層疊用於形成罩幕圖案層的材料210'之後,形成貫通用於形成罩幕圖案層的材料210'的第二開口320。The
用於形成罩幕圖案層的材料210'可以是包括針對根據本發明的第一實施例的貼附有支撐體的印刷電路板1000而說明的第一金屬層211及第二金屬層212的結構。這種情況下,以使第一金屬層211相接於第一阻焊層21的方式層疊用於形成罩幕圖案層的材料210'。並且,用於形成罩幕圖案層的材料210'可以是包括針對根據本發明的第三實施例的貼附有支撐體的印刷電路板3000說明的第一金屬層211、第二金屬層212及離型層213的結構。這種情況下,以使第一金屬層211相接於第一阻焊層21的方式層疊用於形成罩幕圖案層的材料210'。並且,用於形成罩幕圖案層的材料210'可以是包括針對根據本發明的第四實施例的貼附有支撐體的印刷電路板4000說明的離型層213及金屬層214的結構。這種情況下,以使離型層213相接於第一阻焊層21的方式層疊用於形成罩幕圖案層的材料210'。The material 210 ′ for forming the mask pattern layer may be a structure including the
形成於罩幕圖案層210的第二開口320可以通過如下方式形成:在用於形成罩幕圖案層的材料210'層疊乾膜(dry film)等之後,通過微影步驟形成抗蝕劑圖案(etching resist pattern),並將蝕刻液通過形成於抗蝕劑圖案的開口接觸到用於形成罩幕圖案層的材料210'。The
第二開口320與將要在第一阻焊層21形成第一開口310的位置對應地形成於罩幕圖案層210。The
用於形成罩幕圖案層的材料210'可以在層疊第一阻焊層21的同時層疊於載體基板C,也可以先在載體基板C層疊第一阻焊層21後再層疊於第一阻焊層21。The material 210 ′ for forming the mask pattern layer may be laminated on the carrier substrate C at the same time as the first solder resist
接下來,參照圖9,以覆蓋罩幕圖案層的方式在罩幕圖案層及第一阻焊層上層疊支撐絕緣層。Next, referring to FIG. 9 , a support insulating layer is laminated on the mask pattern layer and the first solder resist layer so as to cover the mask pattern layer.
此時,用於形成抗蝕劑圖案層的材料230'可以與支撐絕緣層220一同層疊。或者,也可以在層疊支撐絕緣層220後,再層疊用於形成抗蝕劑圖案層的材料230'。At this time, the
接下來,參照圖10,從第一層間絕緣層去除載體基板,並在第一層間絕緣層形成第三導體圖案層。Next, referring to FIG. 10 , the carrier substrate is removed from the first interlayer insulating layer, and a third conductor pattern layer is formed on the first interlayer insulating layer.
載體基板C可以通過在載體金屬箔CF2與超薄金屬箔CF1之間的交界面進行分離而從第一層間絕緣層30被去除。The carrier substrate C can be removed from the first
之後,通過快速蝕刻(Flash etching)或半蝕刻(Half etching)去除殘留於第一層間絕緣層30的超薄金屬箔CF1。此時,在超薄金屬箔CF1與第一導體圖案層40包括相同的導電物質的情況下,在本步驟中,第一導體圖案層40的一部分可能與超薄金屬箔CF1一同被去除。因此,在暴露於第一層間絕緣層30的一面的第一導體圖案層40的一面可能形成槽。After that, the ultra-thin metal foil CF1 remaining on the first
之後,在第一層間絕緣層30的一面形成第三導體圖案層12。第三導體圖案層12可以通過半加成法(SAP:Semi Additive Process)、改良型半加成法(MSAP:Modified Semi Additive Process)及減成法(Subtractive Process)中的任意一種方法形成。After that, the third
之後,將使第三導體圖案層12的至少一部分暴露的第二阻焊層22層疊在第一層間絕緣層30的一面。After that, the second solder resist
第三導體圖案層12相當於上述的根據本發明的第一實施例的貼附有支撐體的印刷電路板1000的第二外層導體圖案層12。The third
接下來,參照圖11,對用於形成抗蝕劑圖案層的材料進行圖案化而使支撐絕緣層的一部分暴露。即,在用於形成抗蝕劑圖案層的材料230'中,通過圖案化而形成有第四開口340。Next, referring to FIG. 11 , the material for forming the resist pattern layer is patterned to expose a portion of the supporting insulating layer. That is, in the
考慮到與第一開口310、第二開口320及第三開口330之間的整合性,第四開口340優選地形成為大於第一開口310、第二開口320及第三開口330。Considering the integration with the
接下來,參照圖12,以抗蝕圖案層和罩幕圖案層作為罩幕而在支撐絕緣層及第一阻焊層分別形成第三開口及第一開口。Next, referring to FIG. 12 , the resist pattern layer and the mask pattern layer are used as masks to form a third opening and a first opening in the supporting insulating layer and the first solder resist layer, respectively.
本步驟可以通過噴砂步驟進行。即,研磨顆粒研磨支撐絕緣層220而在支撐絕緣層220形成第三開口330,此時抗蝕劑圖案層230作用為罩幕。並且,研磨顆粒研磨通過第四開口340、第三開口330及第二開口320暴露的第一阻焊層21而在第一阻焊層21形成第一開口310,此時罩幕圖案層210作用為罩幕。This step can be carried out by a sandblasting step. That is, the abrasive particles grind the supporting insulating
另外,與上述內容不同,第三開口330及第一開口310也可以通過雷射鑽孔形成。In addition, different from the above, the
以上,已對本發明的一個實施例進行了說明,然而但凡是在任何所屬技術領域中具有通常知識者,即可在不脫離後附的申請專利範圍中記載的本發明的思想的範圍內通過構成要素的附加、變更、删除或追加等而對本發明進行多樣的修改及變更,而這些也應認為包含於本發明的申請專利範圍內。One embodiment of the present invention has been described above. However, anyone with ordinary knowledge in any technical field can construct the Various modifications and changes may be made to the present invention by addition, change, deletion, or addition of elements, and these should also be considered to be included in the scope of the patent application of the present invention.
11‧‧‧第一外層導體圖案層(第二導體圖案層)12‧‧‧第二外層導體圖案層(第三導體圖案層)21‧‧‧第一阻焊層22‧‧‧第二阻焊層30‧‧‧層間絕緣層40‧‧‧內層導體圖案層(第一導體圖案層)100‧‧‧基板部200‧‧‧支撐體210‧‧‧罩幕圖案層210'‧‧‧用於形成罩幕圖案層的材料211‧‧‧第一金屬層212‧‧‧第二金屬層213‧‧‧離型層214‧‧‧金屬層220‧‧‧支撐絕緣層230‧‧‧抗蝕劑圖案層230'‧‧‧用於形成抗蝕劑圖案層的材料300‧‧‧開口部310‧‧‧第一開口320‧‧‧第二開口330‧‧‧第三開口340‧‧‧第四開口1000、2000、3000、4000‧‧‧貼附有支撐體的印刷電路板C‧‧‧載體基板CF1‧‧‧超薄金屬箔CF2‧‧‧載體金屬箔V1、V2‧‧‧過孔O‧‧‧開口11‧‧‧First outer conductor pattern layer (second conductor pattern layer) 12‧‧‧Second outer conductor pattern layer (third conductor pattern layer) 21‧‧‧First solder resist
圖1是示出根據本發明的第一實施例的貼附有支撐體的印刷電路板的圖。 圖2是示出根據本發明的第二實施例的貼附有支撐體的印刷電路板的圖。 圖3是示出根據本發明的第三實施例的貼附有支撐體的印刷電路板的圖。 圖4是示出根據本發明的第四實施例的貼附有支撐體的印刷電路板的圖。 圖5至圖12是依次示出根據本發明的一實施例的貼附有支撐體的印刷電路板的製造方法的圖。FIG. 1 is a view showing a printed circuit board to which a support is attached according to a first embodiment of the present invention. FIG. 2 is a diagram illustrating a printed circuit board to which a support is attached according to a second embodiment of the present invention. 3 is a diagram illustrating a printed circuit board to which a support is attached according to a third embodiment of the present invention. 4 is a diagram illustrating a printed circuit board to which a support is attached according to a fourth embodiment of the present invention. 5 to 12 are diagrams sequentially illustrating a method of manufacturing a printed circuit board to which a support is attached according to an embodiment of the present invention.
11‧‧‧第一外層導體圖案層(第二導體圖案層) 11‧‧‧First outer conductor pattern layer (second conductor pattern layer)
12‧‧‧第二外層導體圖案層(第三導體圖案層) 12‧‧‧Second outer conductor pattern layer (third conductor pattern layer)
21‧‧‧第一阻焊層 21‧‧‧First solder mask
22‧‧‧第二阻焊層 22‧‧‧Second solder mask
30‧‧‧層間絕緣層 30‧‧‧Interlayer insulating layer
40‧‧‧內層導體圖案層(第一導體圖案層) 40‧‧‧Inner conductor pattern layer (first conductor pattern layer)
100‧‧‧基板部 100‧‧‧Substrate part
200‧‧‧支撐體 200‧‧‧Support
210‧‧‧罩幕圖案層 210‧‧‧Mask pattern layer
211‧‧‧第一金屬層 211‧‧‧First metal layer
212‧‧‧第二金屬層 212‧‧‧Second metal layer
220‧‧‧支撐絕緣層 220‧‧‧Support insulating layer
230‧‧‧抗蝕劑圖案層 230‧‧‧Resist pattern layer
300‧‧‧開口部 300‧‧‧Opening
310‧‧‧第一開口 310‧‧‧First Opening
320‧‧‧第二開口 320‧‧‧Second Opening
330‧‧‧第三開口 330‧‧‧Third opening
340‧‧‧第四開口 340‧‧‧Fourth Opening
1000‧‧‧貼附有支撐體的印刷電路板 1000‧‧‧Printed circuit boards with supports attached
V1、V2‧‧‧過孔 V1, V2‧‧‧via
O‧‧‧開口 O‧‧‧Opening
Claims (16)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020170148943A KR102450598B1 (en) | 2017-11-09 | 2017-11-09 | Support attached printed circuit board and manufacturing method thereof |
??10-2017-0148943 | 2017-11-09 | ||
KR10-2017-0148943 | 2017-11-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201919450A TW201919450A (en) | 2019-05-16 |
TWI752202B true TWI752202B (en) | 2022-01-11 |
Family
ID=66450129
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107109783A TWI752202B (en) | 2017-11-09 | 2018-03-22 | Support attached printed circuit board and manufacturing method therof |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP7088531B2 (en) |
KR (1) | KR102450598B1 (en) |
CN (1) | CN109769355A (en) |
TW (1) | TWI752202B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114531787A (en) * | 2020-11-23 | 2022-05-24 | 碁鼎科技秦皇岛有限公司 | Preparation method of circuit board solder mask layer |
KR20220151431A (en) | 2021-05-06 | 2022-11-15 | 삼성전기주식회사 | Printed circuit board |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201615685A (en) * | 2010-08-10 | 2016-05-01 | 日立化成工業股份有限公司 | Resin composition, resin cured product, wiring board and fabricating thereof |
TW201618264A (en) * | 2014-07-31 | 2016-05-16 | 新光電氣工業股份有限公司 | Support member, wiring substrate, method for manufacturing wiring substrate, and method for manufacturing semiconductor package |
TW201630732A (en) * | 2014-10-16 | 2016-09-01 | Taiyo Ink Mfg Co Ltd | Laminate structure, dry film, and flexible printed wiring board |
CN106098668A (en) * | 2016-08-15 | 2016-11-09 | 苏州晶方半导体科技股份有限公司 | Semiconductor chip package and method for packing |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5179920B2 (en) * | 2008-03-28 | 2013-04-10 | 日本特殊陶業株式会社 | Multilayer wiring board |
KR101103301B1 (en) | 2009-12-10 | 2012-01-11 | 엘지이노텍 주식회사 | A build-up printed circuit board with odd-layer and Manufacturing method of the same |
JP6399422B2 (en) * | 2013-02-15 | 2018-10-03 | パナソニックIpマネジメント株式会社 | Printed wiring board material, printed wiring board material manufacturing method, printed wiring board manufacturing method |
JP6637864B2 (en) * | 2016-09-29 | 2020-01-29 | 新光電気工業株式会社 | Wiring board with carrier base material and method for manufacturing wiring board with carrier base material |
-
2017
- 2017-11-09 KR KR1020170148943A patent/KR102450598B1/en active IP Right Grant
-
2018
- 2018-02-08 CN CN201810128642.8A patent/CN109769355A/en active Pending
- 2018-02-14 JP JP2018024570A patent/JP7088531B2/en active Active
- 2018-03-22 TW TW107109783A patent/TWI752202B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201615685A (en) * | 2010-08-10 | 2016-05-01 | 日立化成工業股份有限公司 | Resin composition, resin cured product, wiring board and fabricating thereof |
TW201618264A (en) * | 2014-07-31 | 2016-05-16 | 新光電氣工業股份有限公司 | Support member, wiring substrate, method for manufacturing wiring substrate, and method for manufacturing semiconductor package |
TW201630732A (en) * | 2014-10-16 | 2016-09-01 | Taiyo Ink Mfg Co Ltd | Laminate structure, dry film, and flexible printed wiring board |
CN106098668A (en) * | 2016-08-15 | 2016-11-09 | 苏州晶方半导体科技股份有限公司 | Semiconductor chip package and method for packing |
Also Published As
Publication number | Publication date |
---|---|
KR102450598B1 (en) | 2022-10-07 |
JP2019087717A (en) | 2019-06-06 |
CN109769355A (en) | 2019-05-17 |
TW201919450A (en) | 2019-05-16 |
JP7088531B2 (en) | 2022-06-21 |
KR20190053007A (en) | 2019-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4431123B2 (en) | Electronic device substrate and manufacturing method thereof, and electronic device and manufacturing method thereof | |
US8209856B2 (en) | Printed wiring board and method for manufacturing the same | |
JP5410660B2 (en) | WIRING BOARD AND ITS MANUFACTURING METHOD, ELECTRONIC COMPONENT DEVICE AND ITS MANUFACTURING METHOD | |
JP5711472B2 (en) | WIRING BOARD, MANUFACTURING METHOD THEREOF, AND SEMICONDUCTOR DEVICE | |
JP4171499B2 (en) | Electronic device substrate and manufacturing method thereof, and electronic device and manufacturing method thereof | |
US20090310323A1 (en) | Printed circuit board including electronic component embedded therein and method of manufacturing the same | |
JPWO2007126090A1 (en) | CIRCUIT BOARD, ELECTRONIC DEVICE DEVICE, AND CIRCUIT BOARD MANUFACTURING METHOD | |
JP2005209689A (en) | Semiconductor device and its manufacturing method | |
JP5355380B2 (en) | Multilayer wiring board | |
KR101255954B1 (en) | Printed circuit board and manufacturing method thereof | |
JP5406572B2 (en) | Electronic component built-in wiring board and manufacturing method thereof | |
JP2009267310A (en) | Capacitor component, its manufacturing method and semiconductor package | |
JP6244138B2 (en) | Wiring board and method of manufacturing wiring board | |
TWI752202B (en) | Support attached printed circuit board and manufacturing method therof | |
KR101061792B1 (en) | Chip embedded printed circuit board and manufacturing method | |
JP5432354B2 (en) | Temporary board for manufacturing wiring board and method for manufacturing the same | |
JP2014220402A (en) | Method of semiconductor package substrate | |
KR101574019B1 (en) | Method of manufacturing Printed Circuit Board | |
TW201431454A (en) | Circuit board and method for manufacturing same | |
JP2008181920A (en) | Substrate with built-in electronic component and electronic equipment using the same, and method of manufacturing substrate with built-in electronic component | |
JP2022112075A (en) | Substrate and substrate manufacturing method | |
KR101340349B1 (en) | Package substrate and method of manufacturing the same | |
KR101547755B1 (en) | Printed circuit board substrate having metal post and the method of manufacturing the same | |
KR101231443B1 (en) | Printed circuit board and manufacturing method of the same | |
JP2003188536A (en) | Method for manufacturing printed wiring board and printed wiring board |