TWI749911B - Method of manufacturing conductive line structure - Google Patents
Method of manufacturing conductive line structure Download PDFInfo
- Publication number
- TWI749911B TWI749911B TW109141703A TW109141703A TWI749911B TW I749911 B TWI749911 B TW I749911B TW 109141703 A TW109141703 A TW 109141703A TW 109141703 A TW109141703 A TW 109141703A TW I749911 B TWI749911 B TW I749911B
- Authority
- TW
- Taiwan
- Prior art keywords
- opening
- layer
- spacer
- wire
- width
- Prior art date
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
本發明是有關於一種半導體元件的製造方法,且特別是有關於一種導線結構的製造方法。The present invention relates to a method of manufacturing a semiconductor element, and more particularly to a method of manufacturing a wire structure.
隨著半導體技術的進步,元件的尺寸也不斷地縮小。當積體電路的積集度增加時,導線的關鍵尺寸(critical dimension,CD)以及導線與導線之間的距離會隨著縮小。With the advancement of semiconductor technology, the size of components is also continuously shrinking. When the integration degree of the integrated circuit increases, the critical dimension (CD) of the wire and the distance between the wire and the wire will decrease.
當導線的關鍵尺寸縮小時,會使得後續形成的接觸窗的關鍵尺寸大於導線的關鍵尺寸。如此一來,在導線上形成接觸窗的製程中,用以形成接觸窗的接觸窗開口可能會穿過導線,而對導線造成損害。When the critical size of the wire is reduced, the critical size of the subsequently formed contact window will be larger than the critical size of the wire. As a result, in the process of forming the contact window on the wire, the opening of the contact window used to form the contact window may pass through the wire and cause damage to the wire.
此外,在用以形成導線的蝕刻製程中,蝕刻負載效應(etch loading effect)會導致導線末端的寬度變大。因此,當導線與導線之間的距離縮小時,相鄰兩條導線的末端容易產生短路。In addition, in the etching process used to form the wires, the etch loading effect will cause the width of the wire ends to become larger. Therefore, when the distance between the wire and the wire is reduced, the ends of two adjacent wires are likely to be short-circuited.
本發明提供一種導線結構的製造方法,其可防止後續形成的接觸窗開口穿過導線,且可防止相鄰兩條導線的末端產生短路。The present invention provides a method for manufacturing a wire structure, which can prevent the subsequently formed contact window opening from passing through the wire, and can prevent the ends of two adjacent wires from being short-circuited.
本發明提出一種導線結構的製造方法,包括以下步驟。在基底上形成導體層。在導體層上形成犧牲層。犧牲層具有第一開口。第一開口包括第一開口部與第二開口部。第二開口部連接於第一開口部的一端。第二開口部的寬度小於第一開口部的寬度。在犧牲層上共形地形成間隙壁材料層。間隙壁材料層位在第二開口部的側壁上的相鄰部分合併在一起。對間隙壁材料層進行回蝕刻製程,而在第一開口的側壁上形成間隙壁。間隙壁包括第一間隙壁部與第二間隙壁部。第一間隙壁部位在第一開口部的側壁上。第二間隙壁部位在第二開口部中,且連接於第一間隙壁部。第二間隙壁部的寬度大於第一間隙壁部的寬度。移除犧牲層。將部分間隙壁的圖案轉移至導體層,而形成導線結構。導線結構包括多條導線。各條導線的形狀包括彼此相連的第一導線部與第二導線部。第一導線部的形狀對應於部分第一間隙壁部的形狀。第二導線部的形狀對應於第二間隙壁部的形狀。The present invention provides a method for manufacturing a wire structure, which includes the following steps. A conductor layer is formed on the substrate. A sacrificial layer is formed on the conductor layer. The sacrificial layer has a first opening. The first opening includes a first opening and a second opening. The second opening is connected to one end of the first opening. The width of the second opening is smaller than the width of the first opening. A spacer material layer is conformally formed on the sacrificial layer. The adjacent parts of the spacer material layer located on the side wall of the second opening are merged together. An etch-back process is performed on the spacer material layer, and spacers are formed on the sidewalls of the first opening. The gap wall includes a first gap wall portion and a second gap wall portion. The first spacer portion is on the side wall of the first opening. The second gap wall portion is in the second opening portion and connected to the first gap wall portion. The width of the second gap wall portion is greater than the width of the first gap wall portion. Remove the sacrificial layer. The pattern of part of the spacer is transferred to the conductor layer to form a wire structure. The wire structure includes a plurality of wires. The shape of each wire includes a first wire portion and a second wire portion connected to each other. The shape of the first wire portion corresponds to the shape of a part of the first spacer portion. The shape of the second wire portion corresponds to the shape of the second spacer portion.
依照本發明的一實施例所述,在上述導線結構的製造方法中,第二間隙壁部可填滿第二開口部。According to an embodiment of the present invention, in the manufacturing method of the wire structure described above, the second gap wall portion can fill the second opening portion.
依照本發明的一實施例所述,在上述導線結構的製造方法中,犧牲層的形成方法可包括以下步驟。在導體層上形成犧牲材料層。在犧牲材料層上形成圖案化光阻層。圖案化光阻層具有第二開口。第二開口包括第三開口部與第四開口部。第一開口部的形狀對應於第三開口部的形狀。第四開口部連接於第三開口部的一端。第二開口部的形狀對應於第四開口部的形狀。第四開口部的寬度小於第三開口部的寬度。將圖案化光阻層的圖案轉移至犧牲材料層。According to an embodiment of the present invention, in the method for manufacturing the wire structure described above, the method for forming the sacrificial layer may include the following steps. A sacrificial material layer is formed on the conductor layer. A patterned photoresist layer is formed on the sacrificial material layer. The patterned photoresist layer has a second opening. The second opening includes a third opening and a fourth opening. The shape of the first opening corresponds to the shape of the third opening. The fourth opening is connected to one end of the third opening. The shape of the second opening corresponds to the shape of the fourth opening. The width of the fourth opening is smaller than the width of the third opening. The pattern of the patterned photoresist layer is transferred to the sacrificial material layer.
依照本發明的一實施例所述,在上述導線結構的製造方法中,將部分間隙壁的圖案轉移至導體層的方法可包括以下步驟。在形成犧牲材料層之前,在導體層上形成硬罩幕層。犧牲材料層形成在硬罩幕層上。在移除犧牲層之後,將間隙壁的圖案轉移至硬罩幕層,而形成第一圖案化硬罩幕層。第一圖案化硬罩幕層可包括第一硬罩幕部與第二硬罩幕部。第一硬罩幕部的形狀對應於第一間隙壁部的形狀。第二硬罩幕部連接於第一硬罩幕部。第二硬罩幕部的形狀對應於第二間隙壁部的形狀。第二硬罩幕部的寬度可大於第一硬罩幕部的寬度。移除部分第一硬罩幕部,而形成第二圖案化硬罩幕層。第二圖案化硬罩幕層可包括剩餘的第一硬罩幕部與第二硬罩幕部。將第二圖案化硬罩幕層的圖案轉移至導體層。According to an embodiment of the present invention, in the above-mentioned method of manufacturing the wire structure, the method of transferring a part of the spacer pattern to the conductor layer may include the following steps. Before forming the sacrificial material layer, a hard mask layer is formed on the conductor layer. The sacrificial material layer is formed on the hard mask layer. After the sacrificial layer is removed, the pattern of the spacer is transferred to the hard mask layer to form a first patterned hard mask layer. The first patterned hard mask layer may include a first hard mask portion and a second hard mask portion. The shape of the first hard mask portion corresponds to the shape of the first spacer portion. The second hard screen part is connected to the first hard screen part. The shape of the second hard mask portion corresponds to the shape of the second gap wall portion. The width of the second hard mask portion may be greater than the width of the first hard mask portion. A part of the first hard mask portion is removed to form a second patterned hard mask layer. The second patterned hard mask layer may include the remaining first hard mask portion and the second hard mask portion. The pattern of the second patterned hard mask layer is transferred to the conductor layer.
依照本發明的一實施例所述,在上述導線結構的製造方法中,將部分間隙壁的圖案轉移至導體層的方法可包括以下步驟。移除部分第一間隙壁部,而形成間隙壁結構。間隙壁結構可包括剩餘的第一間隙壁部與第二間隙壁部。將間隙壁結構的圖案轉移至導體層。According to an embodiment of the present invention, in the above-mentioned method of manufacturing the wire structure, the method of transferring a part of the spacer pattern to the conductor layer may include the following steps. A part of the first gap wall portion is removed to form a gap wall structure. The gap wall structure may include the remaining first gap wall portion and the second gap wall portion. The pattern of the spacer structure is transferred to the conductor layer.
依照本發明的一實施例所述,在上述導線結構的製造方法中,將部分間隙壁的圖案轉移至導體層的方法更可包括以下步驟。在形成犧牲材料層之前,在導體層上形成硬罩幕層。犧牲材料層形成在硬罩幕層上。在形成間隙壁結構之後,將間隙壁結構的圖案依序轉移至硬罩幕層與導體層。According to an embodiment of the present invention, in the above-mentioned method for manufacturing the wire structure, the method of transferring a part of the spacer pattern to the conductor layer may further include the following steps. Before forming the sacrificial material layer, a hard mask layer is formed on the conductor layer. The sacrificial material layer is formed on the hard mask layer. After the spacer structure is formed, the pattern of the spacer structure is sequentially transferred to the hard mask layer and the conductor layer.
依照本發明的一實施例所述,在上述導線結構的製造方法中,間隙壁材料層的形成方法例如是分子層沉積法(molecular layer deposition,MLD)。According to an embodiment of the present invention, in the above-mentioned method for manufacturing the wire structure, the method for forming the spacer material layer is, for example, molecular layer deposition (MLD).
依照本發明的一實施例所述,在上述導線結構的製造方法中,間隙壁材料層的厚度可大於等於第二開口部的寬度的二分之一。According to an embodiment of the present invention, in the above-mentioned method for manufacturing the wire structure, the thickness of the spacer material layer may be greater than or equal to one-half of the width of the second opening.
依照本發明的一實施例所述,在上述導線結構的製造方法中,第二導線部的寬度可大於第一導線部的寬度。According to an embodiment of the present invention, in the manufacturing method of the above-mentioned wire structure, the width of the second wire portion may be greater than the width of the first wire portion.
依照本發明的一實施例所述,在上述導線結構的製造方法中,相鄰兩個第二導線部的距離可大於相鄰兩個第一導線部的距離。According to an embodiment of the present invention, in the manufacturing method of the wire structure described above, the distance between two adjacent second wire portions may be greater than the distance between two adjacent first wire portions.
基於上述,在本發明所提出的導線結構的製造方法中,間隙壁材料層位在第二開口部的側壁上的相鄰部分合併在一起,而使得後續形成的間隙壁的第二間隙壁部的寬度大於間隙壁的第一間隙壁部的寬度。如此一來,在將部分間隙壁的圖案轉移至導體層後所形成的導線中,第一導線部的形狀對應於部分第一間隙壁部的形狀,且第二導線部的形狀對應於第二間隙壁部的形狀,而使得第二導線部可具有較大的寬度。由於第二導線部具有較大的寬度,因此第二導線部可作為用以連接至接觸窗的接墊部,且可防止接觸窗開口穿過導線。Based on the above, in the manufacturing method of the wire structure proposed by the present invention, the adjacent parts of the spacer material layer located on the side wall of the second opening part are merged together, so that the second spacer part of the spacer formed subsequently The width of is greater than the width of the first gap wall portion of the gap wall. In this way, in the wire formed after the pattern of part of the spacer is transferred to the conductor layer, the shape of the first wire part corresponds to the shape of the part of the first spacer part, and the shape of the second wire part corresponds to the second The shape of the spacer part allows the second wire part to have a larger width. Since the second wire portion has a larger width, the second wire portion can be used as a pad portion for connecting to the contact window, and can prevent the opening of the contact window from passing through the wire.
此外,由於犧牲層中的第二開口部的寬度小於犧牲層中的第一開口部的寬度,藉此可使得位在相鄰兩條導線末端的相鄰兩個第二導線部具有較大的距離,進而可防止相鄰兩條導線的末端產生短路。In addition, since the width of the second opening in the sacrificial layer is smaller than the width of the first opening in the sacrificial layer, two adjacent second wire portions located at the ends of two adjacent wires can have a larger The distance, in turn, prevents short circuits at the ends of two adjacent wires.
另外,本發明所提出的導線結構的製造方法可藉由自對準雙重圖案化(self-alignment double patterning,SADP)製程形成間隙壁,且相較於傳統的SADP製程,並未增加額外的步驟。In addition, the manufacturing method of the wire structure proposed by the present invention can form spacers by a self-alignment double patterning (SADP) process, and compared with the traditional SADP process, no additional steps are added. .
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail in conjunction with the accompanying drawings.
圖1A至圖1H為根據本發明一實施例的導線結構的製造流程立體圖。圖2為圖1H中的導線結構的上視圖。1A to 1H are perspective views of a manufacturing process of a wire structure according to an embodiment of the present invention. Fig. 2 is a top view of the wire structure in Fig. 1H.
請參照圖1A,可在基底100上形成介電層102,且可在介電層102上形成介電層104,但本發明並不以此為限。在另一些實施例中,亦可省略介電層102及/或介電層104。基底100可為半導體基底,如矽基底。介電層102的材料例如是氧化矽。介電層102的形成方法例如是化學氣相沉積法(chemical vapor deposition,CVD)。介電層104的材料例如是氮化矽。介電層104的形成方法例如是CVD。1A, the
然後,在基底100上形成導體層106。在本實施例中,導體層106是以形成在介電層104上為例來進行說明,但本發明並不以此為限。導體層106的材料可為金屬(如,鎢)等導體材料。導體層106的形成方法例如是物理氣相沉積法(physical vapor deposition,PVD)。Then, a
接下來,可在導體層106上依序形成介電層108、介電層110、硬罩幕層112、硬罩幕層114與硬罩幕層116,但本發明並不以此為限。在另一些實施例中,可省略介電層110、硬罩幕層112、硬罩幕層114及/或硬罩幕層116。在另一些實施例中,更可在硬罩幕層116上形成其他罩幕層。介電層108的材料例如是氮化矽。介電層108的形成方法例如是CVD。介電層110的材料例如是氧化矽。介電層110的形成方法例如是CVD。硬罩幕層112的材料例如是非晶碳。硬罩幕層112的形成方法例如是CVD。硬罩幕層114的材料例如是電漿氮化矽(P-SiN)。硬罩幕層114的形成方法例如是電漿增強化學氣相沉積法(plasma-enhanced chemical vapor deposition,PECVD)。硬罩幕層116的材料例如是非晶矽。硬罩幕層116的形成方法例如是CVD。Next, a
之後,可在導體層106上形成犧牲材料層118,且可在犧牲材料層118上形成犧牲材料層120。在本實施例中,犧牲材料層118是以形成在硬罩幕層116上為例來進行說明,但本發明並不以此為限。犧牲材料層118的材料例如是底部抗反射塗層(bottom anti-reflective coating,BARC)。犧牲材料層118的形成方法例如是旋轉塗佈法。犧牲材料層120的材料例如是含矽的底部抗反射塗層(Si-BARC)。犧牲材料層120的形成方法例如是旋轉塗佈法。After that, a
隨後,可在犧牲材料層120上形成圖案化光阻層122。圖案化光阻層122具有開口OP1。開口OP1包括開口部OP1-1與開口部OP1-2。開口部OP1-2連接於開口部OP1-1的一端。開口部OP1-2的寬度W2小於開口部OP1-1的寬度W1。此外,開口OP1更可包括開口部OP1-3。開口部OP1-3連接於開口部OP1-1的另一端。開口部OP1-3的寬度W3可小於開口部OP1-1的寬度W1。在本實施例中,開口部OP1-3的寬度W3可等於開口部OP1-2的寬度W2,但本發明並不以此為限。圖案化光阻層122可藉由微影製程所形成。Subsequently, a patterned
請參照圖1B,將圖案化光阻層122的圖案轉移至犧牲材料層118,而在導體層106上形成犧牲層118a。在本實施例中,犧牲層118a是以形成在硬罩幕層116上為例,但本發明並不以此為限。1B, the pattern of the patterned
舉例來說,犧牲層118a的形成方法可包括以下步驟。首先,利用圖案化光阻層122作為罩幕,移除部分犧牲材料層120,而暴露出犧牲材料層118。藉此,可將圖案化光阻層122的圖案轉移至犧牲材料層120。部分犧牲材料層120的移除方法例如是乾式蝕刻法。接著,利用圖案化光阻層122與犧牲材料層120作為罩幕,移除部分犧牲材料層118,而形成犧牲層118a。在本實施例中,在移除部分犧牲材料層118的蝕刻製程中,由於蝕刻製程對圖案化光阻層122與犧牲材料層118的蝕刻速率相近,因此會同時移除圖案化光阻層122。此外,在移除部分犧牲材料層118的蝕刻製程中,由於圖案化光阻層122已經轉移至犧牲材料層120,且蝕刻製程對犧牲材料層120的蝕刻速率小於對犧牲材料層118的蝕刻速率,因此在圖案化光阻層122被移除之後,可藉由犧牲材料層120作為蝕刻罩幕,將犧牲材料層120的圖案轉移至犧牲材料層118。部分犧牲材料層118的移除方法例如是乾式蝕刻法。此外,在形成犧牲層118a之後,可移除犧牲材料層120。犧牲材料層120的移除方法例如是乾式蝕刻法。For example, the method for forming the
犧牲層118a具有開口OP2。開口OP2包括開口部OP2-1與開口部OP2-2。開口部OP2-1的形狀對應於開口部OP1-1的形狀。開口部OP2-2連接於開口部OP2-1的一端。開口部OP2-2的形狀對應於開口部OP1-2的形狀。開口部OP2-2的寬度W5小於開口部OP2-1的寬度W4。此外,開口OP2更可包括開口部OP2-3。開口部OP2-3連接於開口部OP2-1的另一端。開口部OP2-3的形狀對應於開口部OP1-3的形狀。開口部OP2-3的寬度W6可小於開口部OP2-1的寬度W4。在本實施例中,開口部OP2-3的寬度W6可等於開口部OP2-2的寬度W5,但本發明並不以此為限。The
請參照圖1C,在犧牲層118a上共形地形成間隙壁材料層126。間隙壁材料層126位在開口部OP2-2的側壁上的相鄰部分合併在一起。舉例來說,間隙壁材料層126的厚度T1可大於等於開口部OP2-2的寬度W5的二分之一,藉此可使得間隙壁材料層126位在開口部OP2-2的側壁上的相鄰部分合併在一起。此外,間隙壁材料層126位在開口部OP2-3的側壁上的相鄰部分合併在一起。舉例來說,間隙壁材料層126的厚度T1可大於等於開口部OP2-3的寬度W6的二分之一,藉此可使得間隙壁材料層126位在開口部OP2-3的側壁上的相鄰部分合併在一起。間隙壁材料層126的材料例如是氧化矽。間隙壁材料層126的形成方法例如是分子層沉積法(MLD)。1C, a
請參照圖1D,對間隙壁材料層126進行回蝕刻製程,而在開口OP2的側壁上形成間隙壁126a。間隙壁126a包括間隙壁部126a-1與間隙壁部126a-2。間隙壁部126a-1位在開口部OP2-1的側壁上。間隙壁部126a-1可為環狀,但本發明並不以此為限。間隙壁部126a-2位在開口部OP2-2中,且連接於間隙壁部126a-1。間隙壁部126a-2的寬度W8大於間隙壁部126a-1的寬度W7。間隙壁部126a-2可填滿開口部OP2-2。間隙壁部126a-2可為塊狀。此外,間隙壁126a更可包括間隙壁部126a-3。間隙壁部126a-3位在開口部OP2-3中,且連接於間隙壁部126a-1。間隙壁部126a-3的寬度W9可大於間隙壁部126a-1的寬度W7。間隙壁部126a-3可填滿開口部OP2-3。間隙壁部126a-3可為塊狀。1D, an etch-back process is performed on the
請參照圖1E,移除犧牲層118a。在犧牲層118a的材料為BARC的情況下,犧牲層118a的移除方法例如是灰化法(ashing method)。Please refer to FIG. 1E to remove the
在本實施例中,雖然間隙壁126a是藉由上述方法形成,但本發明並不以此為限。在另一些實施例,可省略犧牲材料層118與犧牲材料層120,且使用圖案化光阻層122作為犧牲層。在省略犧牲材料層118與犧牲材料層120,且使用圖案化光阻層122作為犧牲層的情況下,間隙壁126a的形成方法可包括以下步驟。在圖案化光阻層122上共形地形成間隙壁材料層126,再對間隙壁材料層126進行回蝕刻製程,而在圖案化光阻層122的開口OP1的側壁上形成間隙壁126a。此外,在形成間隙壁126a之後,可移除作為犧牲層的圖案化光阻層122。In this embodiment, although the
請參照圖1F,可將間隙壁126a的圖案轉移至硬罩幕層116,而形成圖案化硬罩幕層116a。圖案化硬罩幕層116a可包括硬罩幕部116a-1與硬罩幕部116a-2。硬罩幕部116a-1的形狀對應於間隙壁部126a-1的形狀。硬罩幕部116a-2連接於硬罩幕部116a-1。硬罩幕部116a-2的形狀對應於間隙壁部126a-2的形狀。硬罩幕部116a-2的寬度W11可大於硬罩幕部116a-1的寬度W10。此外,圖案化硬罩幕層116a更可包括硬罩幕部116a-3。硬罩幕部116a-3連接於硬罩幕部116a-1。硬罩幕部116a-3的形狀對應於間隙壁部126a-3的形狀。硬罩幕部116a-3的寬度W12可大於硬罩幕部116a-1的寬度W10。1F, the pattern of the spacer 126a can be transferred to the
接著,可移除間隙壁126a。間隙壁126a的移除方法例如是濕式蝕刻法。Then, the
請參照圖1G,可移除部分硬罩幕部116a-1,而形成圖案化硬罩幕層116b。圖案化硬罩幕層116b可包括剩餘的硬罩幕部116a-1、硬罩幕部116a-2與硬罩幕部116a-3。舉例來說,可藉由微影製程與蝕刻製程(如,乾式蝕刻製程)來移除部分硬罩幕部116a-1。圖案化硬罩幕層116b的圖案可用以決定所要形成的導線結構106a(圖1H與圖2)的圖案。此外,圖案化硬罩幕層116b的圖案並不限於圖1G的圖案,可藉由調整硬罩幕部116a-1的移除部分來調整所要形成的導線結構106a(圖1H與圖2)的圖案。在另一些實施例中,更可藉由移除部分硬罩幕部116a-2及/或硬罩幕部116a-3來調整所要形成的導線結構106a(圖1H與圖2)的圖案。1G, a part of the
請參照圖1H,可將圖案化硬罩幕層116b的圖案依序轉移至硬罩幕層114、硬罩幕層112、介電層110、介電層108、導體層106與部分介電層104。藉此,可將部分間隙壁126a的圖案轉移至導體層106,而形成導線結構106a。上述圖案轉移製程可藉由蝕刻製程(如,乾式蝕刻製程)來進行。圖案化硬罩幕層116b與硬罩幕層114可在上述圖案轉移製程中被移除。此外,在進行上述圖案轉移製程後,可移除硬罩幕層112。在硬罩幕層112的材料為非晶碳的情況下,硬罩幕層112的移除方法例如是灰化法。1H, the pattern of the patterned hard mask layer 116b can be sequentially transferred to the
請參照圖1H與圖2,導線結構106a包括多條導線106b。導線結構106a可為半導體元件的導線結構。舉例來說,導線結構106a可作為動態隨機存取記憶(dynamic random access memory,DRAM)的位元線結構。各條導線106b的形狀包括彼此相連的導線部106b-1與導線部106b-2。導線部106b-1的形狀對應於圖1E中的部分間隙壁部126a-1的形狀。部分導線部106b-2的形狀對應於圖1E中的間隙壁部126a-2的形狀。此外,部分導線部106b-2的形狀對應於圖1E中的間隙壁部126a-3的形狀。導線部106b-2的寬度W14可大於導線部106b-1的寬度W13。相鄰兩個導線部106b-2的距離D1可大於相鄰兩個導線部106b-1的距離D2。1H and FIG. 2, the
在本實施例中,將部分間隙壁126a的圖案轉移至導體層106的方法雖然是以上述方法為例,但本發明並不以此為限。舉例來說,在另一些實施例中,可省略硬罩幕層114與硬罩幕層112,而將圖案化硬罩幕層116b的圖案依序轉移至介電層110、介電層108、導體層106與部分介電層104。In this embodiment, although the method of transferring the pattern of part of the spacer 126a to the
基於上述實施例可知,在導線結構106a的製造方法中,間隙壁材料層126位在開口部OP2-2的側壁上的相鄰部分合併在一起,而使得後續形成的間隙壁126a的間隙壁部126a-2的寬度W8大於間隙壁126a的間隙壁部126a-1的寬度W7。如此一來,在將部分間隙壁126a的圖案轉移至導體層106後所形成的導線106b中,導線部106b-1的形狀對應於部分間隙壁部126a-1的形狀,且導線部106b-2的形狀對應於間隙壁部126a-2的形狀,而使得導線部106b-2可具有較大的寬度。由於導線部106b-2具有較大的寬度,因此導線部106b-2可作為用以連接至接觸窗的接墊部,且可防止接觸窗開口穿過導線106b。另一方面,在開口OP2包括開口部OP2-3的情況下,間隙壁材料層126位在開口部OP2-3的側壁上的相鄰部分合併在一起,而使得後續形成的間隙壁126a的間隙壁部126a-3的寬度W9可大於間隙壁126a的間隙壁部126a-1的寬度W7。如此一來,由於導線部106b-2的形狀對應於間隙壁部126a-3的形狀,而使得導線部106b-2可具有較大的寬度,因此導線部106b-2可作為接墊部,且可防止接觸窗開口穿過導線106b。Based on the foregoing embodiment, it can be seen that in the manufacturing method of the
此外,由於犧牲層118a中的開口部OP2-2的寬度W5小於犧牲層118a中的開口部OP2-1的寬度W4,藉此可使得位在相鄰兩條導線106b末端的相鄰兩個導線部106b-2具有較大的距離,進而可防止相鄰兩條導線106b的末端產生短路。另一方面,在開口OP2包括開口部OP2-3的情況下,由於犧牲層118a中的開口部OP2-3的寬度W6小於犧牲層118a中的開口部OP2-1的寬度W4,藉此可使得位在相鄰兩條導線106b末端的相鄰兩個導線部106b-2具有較大的距離,進而可防止相鄰兩條導線106b的末端產生短路。In addition, since the width W5 of the opening OP2-2 in the
另外,導線結構106a的製造方法可藉由SADP製程形成間隙壁126a,且相較於傳統的SADP製程,並未增加額外的步驟。In addition, the manufacturing method of the
在本實施例中,雖然導線結構106a的製造方法是以上述方法為例來進行說明,但本發明並不以此為限。In this embodiment, although the manufacturing method of the
以下,藉由圖3A至圖3B來說明本發明另一實施例的導線結構106a的製造方法。圖3A至圖3B為根據本發明另一實施例的導線結構的製造流程立體圖。圖3A至圖3B為接續圖1E的步驟之後的製作流程剖面圖。Hereinafter, a method of manufacturing a
請參照圖1A至圖1H與圖3A至圖3B,圖3A至圖3B的實施例與圖1A至圖1H的差異如下。Please refer to FIGS. 1A to 1H and FIGS. 3A to 3B. The differences between the embodiment of FIGS. 3A to 3B and FIGS. 1A to 1H are as follows.
在圖1A至圖1H的實施例中,移除部分硬罩幕部116a-1,而形成圖案化硬罩幕層116b(圖1G),再將圖案化硬罩幕層116b的圖案依序轉移至硬罩幕層114、硬罩幕層112、介電層110、介電層108、導體層106與部分介電層104(圖1H)。亦即,圖1A至圖1H的實施例是藉由圖案化硬罩幕層116b的圖案來決定所要形成的導線結構106a(圖1H與圖2)的圖案。In the embodiment of FIGS. 1A to 1H, part of the
然而,在圖3A至圖3B的實施例中,在移除犧牲層118a之後(圖1E),移除部分間隙壁部126a-1,而形成間隙壁結構126b(圖3A)。間隙壁結構126b可包括剩餘的間隙壁部126a-1、間隙壁部126a-2與間隙壁部126a-3。舉例來說,可藉由微影製程與蝕刻製程(如,乾式蝕刻製程)來移除部分間隙壁部126a-1。接著,可將間隙壁結構126b的圖案依序轉移至硬罩幕層116、硬罩幕層114、硬罩幕層112、介電層110、介電層108、導體層106與部分介電層104(圖3B)。亦即,圖3A至圖3B的實施例是藉由間隙壁結構126b的圖案來決定所要形成的導線結構106a(圖3B與圖2)的圖案。However, in the embodiment of FIGS. 3A to 3B, after the
此外,間隙壁結構126b的圖案並不限於圖3A的圖案,可藉由調整間隙壁部126a-1的移除部分來調整所要形成的導線結構106a的圖案。在另一些實施例中,更可藉由移除部分間隙壁部126a-2及/或間隙壁部126a-3來調整所要形成的導線結構106a的圖案。In addition, the pattern of the spacer structure 126b is not limited to the pattern of FIG. 3A, and the pattern of the
另外,在圖3A至圖3B的實施例中,圖案轉移製程可藉由蝕刻製程(如,乾式蝕刻製程)來進行。在將間隙壁結構126b的圖案轉移至硬罩幕層116之後,可移除間隙壁結構126b。間隙壁結構126b的移除方法例如是濕式蝕刻法。此外,硬罩幕層116與硬罩幕層114可在上述圖案轉移製程中被移除。另外,在進行上述圖案轉移製程後,可移除硬罩幕層112。在硬罩幕層112的材料為非晶碳的情況下,硬罩幕層112的移除方法例如是灰化法。In addition, in the embodiment of FIGS. 3A to 3B, the pattern transfer process can be performed by an etching process (eg, a dry etching process). After transferring the pattern of the spacer structure 126b to the
另一方面,在圖1A至圖1H的實施例與圖3A至圖3B的實施例中,相同或相似的構件以相同的符號表示,且具有相同或相似的功效,於此省略其說明。On the other hand, in the embodiment of FIGS. 1A to 1H and the embodiment of FIGS. 3A to 3B, the same or similar components are denoted by the same symbols and have the same or similar functions, and their description is omitted here.
綜上所述,上述實施例的導線結構的製造方法可防止接觸窗開口穿過導線,且可防止相鄰兩條導線的末端產生短路。此外,且相較於傳統的SADP製程,上述實施例的導線結構的製造方法並未增加額外的步驟。In summary, the manufacturing method of the wire structure of the above embodiment can prevent the contact window opening from passing through the wire, and can prevent the ends of two adjacent wires from being short-circuited. In addition, and compared with the traditional SADP process, the manufacturing method of the wire structure of the above embodiment does not add additional steps.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the present invention. The scope of protection of the present invention shall be subject to those defined by the attached patent scope.
100:基底
102, 104, 108, 110:介電層
106:導體層
106a:導線結構
106b:導線
106b-1, 106b-2:導線部
112, 114, 116:硬罩幕層
116a, 116b:圖案化硬罩幕層
116a-1, 116a-2, 116a-3:硬罩幕部
118, 120:犧牲材料層
118a:犧牲層
122:圖案化光阻層
126:間隙壁材料層
126a:間隙壁
126b:間隙壁結構
126a-1, 126a-2, 126a-3:間隙壁部
D1, D2:距離
OP1, OP2:開口
OP1-1, OP1-2, OP1-3, OP2-1, OP2-2, OP2-3:開口部
T1:厚度
W1~W14:寬度
100:
圖1A至圖1H為根據本發明一實施例的導線結構的製造流程立體圖。 圖2為圖1H中的導線結構的上視圖。 圖3A至圖3B為根據本發明另一實施例的導線結構的製造流程立體圖。 1A to 1H are perspective views of a manufacturing process of a wire structure according to an embodiment of the present invention. Fig. 2 is a top view of the wire structure in Fig. 1H. 3A to 3B are perspective views of a manufacturing process of a wire structure according to another embodiment of the present invention.
106a:導線結構 106a: Wire structure
106b:導線 106b: Wire
106b-1,106b-2:導線部 106b-1, 106b-2: Wire part
D1,D2:距離 D1, D2: distance
W13,W14:寬度 W13, W14: width
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109141703A TWI749911B (en) | 2020-11-27 | 2020-11-27 | Method of manufacturing conductive line structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109141703A TWI749911B (en) | 2020-11-27 | 2020-11-27 | Method of manufacturing conductive line structure |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI749911B true TWI749911B (en) | 2021-12-11 |
TW202221808A TW202221808A (en) | 2022-06-01 |
Family
ID=80681290
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109141703A TWI749911B (en) | 2020-11-27 | 2020-11-27 | Method of manufacturing conductive line structure |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI749911B (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200144500A1 (en) * | 2018-11-01 | 2020-05-07 | SK Hynix Inc. | Method for manufacturing semiconductor device |
-
2020
- 2020-11-27 TW TW109141703A patent/TWI749911B/en active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200144500A1 (en) * | 2018-11-01 | 2020-05-07 | SK Hynix Inc. | Method for manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
TW202221808A (en) | 2022-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5635301B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2000208729A5 (en) | ||
TWI749911B (en) | Method of manufacturing conductive line structure | |
KR100685677B1 (en) | Method for fabrication of semiconductor device | |
TWI744933B (en) | Conductive wire structrue and manufacturing method thereof | |
US11335569B2 (en) | Conductive wire structure and manufacturing method thereof | |
TWI695485B (en) | Buried word line structure | |
JP5881569B2 (en) | Pattern formation method | |
KR20050106865A (en) | Method for forming storage-node contact in semiconductor device | |
TWI743007B (en) | Semiconductor structure and manufacuring method thereof | |
US20240244822A1 (en) | Semiconductor structure and manufacturing method thereof | |
TWI685040B (en) | Methods of manufacturing semiconductor devices | |
TWI722418B (en) | Semiconductor structure and manufacturing method thereof | |
JP3971144B2 (en) | Semiconductor device manufacturing method and semiconductor device | |
KR100525088B1 (en) | Method of forming interconnection with dual damascene process | |
KR100537187B1 (en) | Method for fabrication of semiconductor device | |
TWI641100B (en) | Method for manufacturing semiconductor device | |
JP2002016134A (en) | Manufacturing method of semiconductor device | |
KR100235960B1 (en) | Method of forming conducting line in semiconductor device | |
KR100312379B1 (en) | Method for forming multiple metal lines in semiconductor device | |
JP3189807B2 (en) | Method for manufacturing semiconductor device | |
KR100223894B1 (en) | The capacitor manufacturing method of semiconductor memory device | |
KR20080062011A (en) | Method of manufacturing semiconductor device | |
KR100808369B1 (en) | Method of manufacturing a semiconductor device | |
KR100641488B1 (en) | Method for manufacturing contact of the semiconductor device |