TWI691025B - Electronic package and manufacturing method thereof and carrier structure - Google Patents

Electronic package and manufacturing method thereof and carrier structure Download PDF

Info

Publication number
TWI691025B
TWI691025B TW108113602A TW108113602A TWI691025B TW I691025 B TWI691025 B TW I691025B TW 108113602 A TW108113602 A TW 108113602A TW 108113602 A TW108113602 A TW 108113602A TW I691025 B TWI691025 B TW I691025B
Authority
TW
Taiwan
Prior art keywords
carrier
item
patent application
reinforcement
electronic package
Prior art date
Application number
TW108113602A
Other languages
Chinese (zh)
Other versions
TW202040760A (en
Inventor
陳漢宏
林榮政
余國華
林長甫
Original Assignee
矽品精密工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 矽品精密工業股份有限公司 filed Critical 矽品精密工業股份有限公司
Priority to TW108113602A priority Critical patent/TWI691025B/en
Priority to CN201910338087.6A priority patent/CN111834303B/en
Application granted granted Critical
Publication of TWI691025B publication Critical patent/TWI691025B/en
Publication of TW202040760A publication Critical patent/TW202040760A/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Abstract

This invention provides an electronic package comprising a carrier having at least a through hole; an electronic component disposed on and electrically connected to the carrier; and a reinforcing body disposed in the through hole and protrudes from the carrier, wherein the reinforcing body is not electrically connected to the carrier and the electronic component to effectively disperse thermal stress by the reinforcing body, thereby avoiding separation of the electronic component and the carrier.

Description

電子封裝件及其製法與承載結構 Electronic package and its manufacturing method and bearing structure

本發明係有關一種封裝結構,尤指一種電子封裝件及其製法與承載結構。 The invention relates to a packaging structure, in particular to an electronic packaging and its manufacturing method and bearing structure.

隨著電子產品在功能及處理速度之需求的提升,作為電子產品之核心組件的半導體晶片需具有更高密度之電子元件(Electronic Components)及電子電路(Electronic Circuits),故半導體晶片在運作時將隨之產生更大量的熱能,且包覆該半導體晶片之封裝膠體係為一種導熱係數僅0.8Wm-1k-1之不良傳熱材質(即熱量之逸散效率不佳),因而若不能有效逸散所產生之熱量,將會造成半導體晶片之損害或產品信賴性問題。 With the increasing demand for functions and processing speed of electronic products, semiconductor chips as the core components of electronic products need to have higher density of electronic components (Electronic Components) and electronic circuits (Electronic Circuits). A larger amount of heat energy is generated, and the encapsulant system covering the semiconductor chip is a poor heat transfer material with a thermal conductivity of only 0.8Wm-1k-1 (that is, the heat dissipation efficiency is not good), so if it cannot be effectively escaped The generated heat will cause damage to the semiconductor chip or product reliability issues.

因此,為了能迅速將熱能散逸至大氣中,業界通常會在半導體封裝結構中配置散熱片(Heat Sink或Heat Spreader),該散熱片一般藉由散熱膠,如導熱介面材(Thermal Interface Material,簡稱TIM),結合至半導體晶片背面,以藉散熱膠與散熱片逸散出半導體晶片所產生之熱量,再者,通常令散熱片之頂面外露出封裝膠體或直接外露於大氣中為佳,俾取得較佳之散熱效果。 Therefore, in order to quickly dissipate heat energy into the atmosphere, the industry usually configures a heat sink (Heat Sink or Heat Spreader) in the semiconductor package structure. The heat sink is generally made of heat dissipation adhesive, such as thermal interface material (Thermal Interface Material, abbreviation) TIM), which is bonded to the back of the semiconductor chip to dissipate the heat generated by the semiconductor chip through the heat dissipation adhesive and the heat sink. In addition, it is usually better to expose the top surface of the heat sink to the packaging gel or directly to the atmosphere. Get better heat dissipation effect.

習知TIM層係為低溫熔融之熱傳導材料(如銲錫材料),其設於半導體晶片背面與散熱片之間。 The conventional TIM layer is a low-temperature melting heat conductive material (such as solder material), which is disposed between the back surface of the semiconductor wafer and the heat sink.

如第1圖所示,習知半導體封裝件1之製法係先將一半導體晶片11以其作用面11a利用覆晶接合方式(即透過導電凸塊110與底膠111)設於一封裝基板10上,再將一散熱件13以其頂片130藉由TIM層12(其包含銲錫層與助焊劑)回銲結合於該半導體晶片11之非作用面11b上,且該散熱件13之支撐腳131藉由黏著層14架設於該封裝基板10上。接著,進行封裝壓模作業,以供封裝膠體(圖略)包覆該半導體晶片11及散熱件13,並使該散熱件13之頂片130外露出封裝膠體而直接與大氣接觸。之後,將該半導體封裝件1以其封裝基板10藉由複數銲球15接置於一電路板9上。 As shown in FIG. 1, the conventional manufacturing method of the semiconductor package 1 is to first place a semiconductor chip 11 on the package substrate 10 by using flip chip bonding (ie, through the conductive bump 110 and the primer 111) through its active surface 11a Then, a heat sink 13 with its top sheet 130 is reflow bonded to the non-active surface 11b of the semiconductor chip 11 through the TIM layer 12 (which includes the solder layer and flux), and the support legs of the heat sink 13 131 is erected on the packaging substrate 10 through the adhesive layer 14. Next, an encapsulation stamping operation is performed for the encapsulant (not shown) to cover the semiconductor chip 11 and the heat dissipation element 13, and the top sheet 130 of the heat dissipation element 13 is exposed to the encapsulant and directly exposed to the atmosphere. After that, the semiconductor package 1 and its package substrate 10 are mounted on a circuit board 9 through a plurality of solder balls 15.

於運作時,該半導體晶片11所產生之熱能係經由該非作用面11b、TIM層12而傳導至該散熱件13之頂片130以散熱至該半導體封裝件1之外部。 During operation, the thermal energy generated by the semiconductor chip 11 is conducted to the top sheet 130 of the heat dissipation member 13 through the non-active surface 11 b and the TIM layer 12 to dissipate the heat to the outside of the semiconductor package 1.

惟,習知半導體封裝件1中,該些銲球15係位於該封裝基板10之佈線區,故於熱循環(thermal cycle)時,應力會集中在該封裝基板10之非佈線區,使該封裝基板10發生翹曲,導致該半導體晶片11與該封裝基板10分離,即產生脫層(delaminating)問題,造成該半導體晶片11無法有效電性連接至該電路板9或該半導體封裝件1無法通過可靠度測試,致使產品之良率不佳。 However, in the conventional semiconductor package 1, the solder balls 15 are located in the wiring area of the package substrate 10, so during a thermal cycle, stress will be concentrated in the non-wiring area of the package substrate 10, making the The package substrate 10 is warped, resulting in the separation of the semiconductor chip 11 from the package substrate 10, that is, a delaminating problem, which prevents the semiconductor chip 11 from being effectively electrically connected to the circuit board 9 or the semiconductor package 1 Passing the reliability test results in poor product yield.

再者,當該半導體封裝件1之尺寸增大時,重量也隨之增加,故於回銲該銲球15而使該銲球15呈熔融狀態時,該些銲球15因無法承受其 上方之構件重量而將被壓扁、變形(如第1圖所示之虛線處),導致相鄰銲球15容易發生橋接(Ball bridge)現象而產生電性短路之問題。 Furthermore, when the size of the semiconductor package 1 increases, the weight also increases. Therefore, when the solder balls 15 are reflowed to make the solder balls 15 in a molten state, the solder balls 15 cannot bear their The weight of the upper member will be crushed and deformed (as indicated by the dotted line in FIG. 1), which causes the adjacent solder balls 15 to be prone to the phenomenon of a bridge (Ball bridge) and an electrical short circuit.

因此,如何克服上述習知技術之種種問題,實已成為目前業界亟待克服之難題。 Therefore, how to overcome the problems of the above-mentioned conventional technologies has become a problem that the industry urgently needs to overcome.

鑑於上述習知技術之種種缺失,本發明提供一種電子封裝件,係包括:承載件,係具有至少一穿孔;電子元件,係設於該承載件上並電性連接該承載件;以及強化體,係設於該穿孔中並凸出該承載件,其中,該強化體未電性連接該承載件及該電子元件。 In view of the above-mentioned defects of the prior art, the present invention provides an electronic package including: a carrier having at least one perforation; an electronic component provided on the carrier and electrically connected to the carrier; and a reinforcement body , Which is arranged in the through hole and protrudes from the carrier, wherein the reinforcing body is not electrically connected to the carrier and the electronic component.

本發明亦提供一種電子封裝件之製法,係包括:提供具有至少一穿孔之承載件;以及將電子元件設於該承載件上,並使該電子元件電性連接該承載件,且形成強化體於該穿孔中,並使該強化體凸出該承載件,其中,該強化體未電性連接該承載件及該電子元件。 The invention also provides a method for manufacturing an electronic package, comprising: providing a carrier with at least one perforation; and disposing the electronic component on the carrier, and electrically connecting the electronic component to the carrier and forming a reinforcement The reinforced body protrudes from the carrier in the through hole, wherein the reinforced body is not electrically connected to the carrier and the electronic component.

前述之電子封裝件及其製法中,該承載件係具有相對之第一表面與第二表面,使該電子元件設於該承載件之第一表面上,且該強化體凸出該承載件之第一表面。例如,復包括設置板塊體於該承載件之第二表面上,且該板塊體連接該強化體但未電性連接該承載件及該電子元件。 In the aforementioned electronic package and its manufacturing method, the carrier has a first surface and a second surface opposite to each other, so that the electronic component is disposed on the first surface of the carrier, and the reinforcement body protrudes from the carrier First surface. For example, the method includes disposing a block body on the second surface of the carrier, and the block body is connected to the reinforcement body but not electrically connected to the carrier and the electronic component.

前述之電子封裝件及其製法中,該承載件係具有相對之第一表面與第二表面,使該電子元件設於該承載件之第一表面上,且該強化體凸出該承載件之第二表面。例如,復包括設置板塊體於該承載件之第一表面上,且該板塊體連接該強化體但未電性連接該承載件及該電子元件。 In the aforementioned electronic package and its manufacturing method, the carrier has a first surface and a second surface opposite to each other, so that the electronic component is disposed on the first surface of the carrier, and the reinforcement body protrudes from the carrier Second surface. For example, the method includes placing a block body on the first surface of the carrier, and the block body is connected to the reinforcing body but not electrically connected to the carrier and the electronic component.

前述之電子封裝件及其製法中,該承載件之表面係定義有佈線區與鄰接該佈線區之空曠區,以令該電子元件配置於該佈線區,且該強化體係配置於該空曠區。 In the aforementioned electronic package and its manufacturing method, the surface of the carrier defines a wiring area and an empty area adjacent to the wiring area, so that the electronic component is arranged in the wiring area, and the reinforcement system is arranged in the empty area.

前述之電子封裝件及其製法中,該穿孔係位於該承載件之其中一表面之邊緣處而未連通該邊緣。 In the aforementioned electronic package and its manufacturing method, the perforation is located at the edge of one of the surfaces of the carrier without connecting the edge.

前述之電子封裝件及其製法中,該穿孔係為形成於該承載件側面之缺口。 In the aforementioned electronic package and its manufacturing method, the through hole is a notch formed on the side of the carrier.

前述之電子封裝件及其製法中,復包括形成絕緣體於該承載件上,以包覆該強化體凸出該承載件之部分。 In the aforementioned electronic package and its manufacturing method, it includes forming an insulator on the carrier to cover the portion of the reinforcement protruding from the carrier.

前述之電子封裝件及其製法中,復包括設置散熱件於該承載件上。 In the aforementioned electronic package and its manufacturing method, it further includes disposing a heat sink on the carrier.

前述之電子封裝件及其製法中,復包括於該承載件上形成複數電性連接該承載件之導電元件。 In the foregoing electronic package and its manufacturing method, the method includes forming a plurality of conductive elements on the carrier that are electrically connected to the carrier.

本發明另提供一種承載結構,係包括:承載件,係具有至少一穿孔;以及強化體,係設於該穿孔中並凸出該承載件,其中,該強化體未電性連接該承載件。 The invention also provides a bearing structure, which includes: a bearing member having at least one perforation; and a reinforcement body disposed in the perforation and protruding from the bearing member, wherein the reinforcement body is not electrically connected to the bearing member.

前述之承載結構中,復包括設於該承載件上之板塊體,其連接該強化體,且該板塊體未電性連接該承載件。 In the aforementioned load-bearing structure, it further includes a block body provided on the load-bearing member, which is connected to the reinforcement body, and the block body is not electrically connected to the load-bearing member.

前述之承載結構中,該穿孔係位於該承載件之其中一表面之邊緣處而未連通該邊緣。 In the aforementioned load-bearing structure, the perforation is located at the edge of one of the surfaces of the load-bearing member without connecting the edge.

前述之承載結構中,該穿孔係為形成於該承載件側面之缺口。 In the aforementioned bearing structure, the perforation is a notch formed on the side of the bearing.

前述之承載結構中,復包括形成於該承載件上之絕緣體,以包覆該強化體凸出該承載件之部分。 In the aforementioned load-bearing structure, it includes an insulator formed on the load-bearing member to cover the portion of the reinforcement body that protrudes from the load-bearing member.

前述之承載結構中,復包括形成於該承載件上以電性連接該承載件之複數導電元件。 In the aforementioned supporting structure, the plurality includes a plurality of conductive elements formed on the supporting member to electrically connect the supporting member.

由上可知,本發明之電子封裝件及其製法與承載結構中,主要藉由該強化體穿過該承載件之設計,以有效分散熱應力,故相較於習知技術,本發明能避免該電子元件與該承載件分離,因而該電子元件能有效電性連接至該電路板或該電子封裝件能通過可靠度測試。 It can be seen from the above that in the electronic package of the present invention and its manufacturing method and supporting structure, the design of the reinforcement body passing through the supporting member is used to effectively disperse the thermal stress, so compared with the conventional technology, the present invention can avoid The electronic component is separated from the carrier, so the electronic component can be effectively electrically connected to the circuit board or the electronic package can pass the reliability test.

再者,當該電子封裝件之尺寸增大時,重量也隨之增加,故於該導電元件呈熔融狀態時,藉由該強化體或板塊體支撐下壓力度,使該些導電元件受壓至一定程度後能呈現預定形狀,使相鄰之導電元件不會發生橋接現象,因而能避免發生電性短路之問題。 Furthermore, as the size of the electronic package increases, the weight also increases, so when the conductive element is in a molten state, the conductive element is pressed by the reinforcement or the block body to support the pressure After a certain degree, it can assume a predetermined shape, so that adjacent conductive elements will not bridge, so that the problem of electrical short circuit can be avoided.

1‧‧‧半導體封裝件 1‧‧‧Semiconductor package

10‧‧‧封裝基板 10‧‧‧Package substrate

11‧‧‧半導體晶片 11‧‧‧Semiconductor chip

11a,21a‧‧‧作用面 11a, 21a‧‧‧action surface

11b,21b‧‧‧非作用面 11b, 21b‧‧‧non-acting surface

110,210‧‧‧導電凸塊 110,210‧‧‧ conductive bump

111,22‧‧‧底膠 111,22‧‧‧ Primer

12‧‧‧TIM層 12‧‧‧TIM layer

13,2a,4a‧‧‧散熱件 13,2a,4a‧‧‧Cooling parts

130‧‧‧頂片 130‧‧‧Top film

131,27,47‧‧‧支撐腳 131,27,47‧‧‧support feet

14‧‧‧黏著層 14‧‧‧ Adhesive layer

15‧‧‧銲球 15‧‧‧solder ball

2,3,4‧‧‧電子封裝件 2,3,4‧‧‧Electronic package

20‧‧‧承載件 20‧‧‧Carrier

20a‧‧‧第一表面 20a‧‧‧First surface

20b‧‧‧第二表面 20b‧‧‧Second surface

20c‧‧‧側面 20c‧‧‧Side

200,300‧‧‧穿孔 200,300‧‧‧Perforation

201,202‧‧‧線路層 201,202‧‧‧ line layer

21‧‧‧電子元件 21‧‧‧Electronic components

23,33,43‧‧‧強化體 23,33,43‧‧‧Reinforcement

23a,33b‧‧‧端部 23a, 33b ‧‧‧ end

24,34,44‧‧‧板塊體 24,34,44 ‧‧‧ plate

25‧‧‧絕緣體 25‧‧‧Insulator

26‧‧‧結合層 26‧‧‧Combination layer

28,48‧‧‧散熱體 28,48‧‧‧heat radiator

280‧‧‧導熱介面層 280‧‧‧thermal interface layer

29,29’‧‧‧導電元件 29,29’‧‧‧conductive element

4b‧‧‧一體成形結構 4b‧‧‧Integrated forming structure

9‧‧‧電路板 9‧‧‧ circuit board

A‧‧‧佈線區 A‧‧‧Wiring area

B‧‧‧空曠區 B‧‧‧ open area

L‧‧‧長度 L‧‧‧Length

H‧‧‧高度 H‧‧‧ Height

第1圖係為習知半導體封裝件之剖視示意圖。 FIG. 1 is a schematic cross-sectional view of a conventional semiconductor package.

第2A至2D圖係為本發明之電子封裝件之製法之第一實施例之剖視示意圖。 2A to 2D are schematic cross-sectional views of the first embodiment of the manufacturing method of the electronic package of the present invention.

第2A’圖係為第2A圖之局部上視示意圖。 Figure 2A' is a schematic partial top view of Figure 2A.

第3A至3C圖係為本發明之電子封裝件之製法之第二實施例之剖視示意圖。 3A to 3C are schematic cross-sectional views of a second embodiment of the method for manufacturing an electronic package of the present invention.

第3A’圖係為第3A圖之局部上視示意圖。 Figure 3A' is a schematic partial top view of Figure 3A.

第3A”圖係為第3A’圖沿剖面線P-P之剖視示意圖。 Fig. 3A" is a schematic cross-sectional view of Fig. 3A' taken along section line P-P.

第3B’圖係為第3B圖之局部上視示意圖。 Figure 3B' is a schematic partial top view of Figure 3B.

第3B”圖係為第3B’圖沿剖面線P-P之剖視示意圖。 Fig. 3B" is a schematic cross-sectional view of Fig. 3B' taken along section line P-P.

第3C’圖係為第3C圖之另一視角之剖視示意圖。 Fig. 3C' is a schematic cross-sectional view of Fig. 3C from another perspective.

第4A圖係為第3C圖之另一實施例之局部放大剖視示意圖。 FIG. 4A is a partially enlarged schematic cross-sectional view of another embodiment of FIG. 3C.

第4B圖係為本發明之電子封裝件之製法之其它實施例之剖視示意圖。 FIG. 4B is a schematic cross-sectional view of another embodiment of the manufacturing method of the electronic package of the present invention.

以下藉由特定的具體實施例說明本發明之實施方式,熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。 The following describes the implementation of the present invention by specific specific examples. Those skilled in the art can easily understand other advantages and effects of the present invention from the contents disclosed in this specification.

須知,本說明書所附圖式所繪示之結構、比例、大小等,均僅用以配合說明書所揭示之內容,以供熟悉此技藝之人士之瞭解與閱讀,並非用以限定本發明可實施之限定條件,故不具技術上之實質意義,任何結構之修飾、比例關係之改變或大小之調整,在不影響本發明所能產生之功效及所能達成之目的下,均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時,本說明書中所引用之如「上」、「第一」、「第二」及「一」等之用語,亦僅為便於敘述之明瞭,而非用以限定本發明可實施之範圍,其相對關係之改變或調整,在無實質變更技術內容下,當亦視為本發明可實施之範疇。 It should be noted that the structure, ratio, size, etc. shown in the drawings of this specification are only used to match the content disclosed in the specification, for those who are familiar with this skill to understand and read, not to limit the implementation of the present invention The limited conditions do not have technical significance. Any modification of structure, change of proportional relationship or adjustment of size should still fall within the scope of the invention without affecting the efficacy and the purpose of the invention. The technical content disclosed by the invention can be covered. At the same time, the terms such as "upper", "first", "second" and "one" cited in this specification are only for the convenience of description, not to limit the scope of the invention, Changes or adjustments in the relative relationship are considered to be within the scope of the invention without substantial changes in the technical content.

第2A至2D圖係為本發明之電子封裝件之製法之第一實施例之剖面示意圖。 2A to 2D are schematic cross-sectional views of the first embodiment of the manufacturing method of the electronic package of the present invention.

如第2A及2A’圖所示,提供一佈設有至少一電子元件21之承載件20,且該承載件20係具有相對之第一表面20a與第二表面20b,並形成複數連通該第一與第二表面20a,20b之穿孔200。 As shown in FIGS. 2A and 2A′, a carrier 20 provided with at least one electronic component 21 is provided, and the carrier 20 has a first surface 20a and a second surface 20b opposite to each other, and forms a plurality to communicate with the first Perforations 200 with the second surfaces 20a, 20b.

於本實施例中,該承載件20例如為具有核心層與線路結構之封裝基板(substrate)或無核心層(coreless)之線路結構,其係於介電材上形成線路層201,202,如扇出(fan out)型重佈線路層(redistribution layer,簡稱RDL),以於其第一表面20a(或第二表面20b)上定義出佈線區A(於本實施例中係以第一表面20a做為說明,即佈設線路層201之區域,如I/O接點)與空曠區B(如I/O接點周圍)。應可理解地,該承載件20亦可為其它可供承載如晶片等電子元件之承載結構,例如矽中介板(silicon interposer)、晶圓(wafer)、或其它具有金屬佈線(routing)之載板等,並不限於上述。 In this embodiment, the carrier 20 is, for example, a package substrate with a core layer and a circuit structure or a circuit structure without a core layer. The circuit layer 201, 202 is formed on the dielectric material, such as fan-out (fan out) type redistribution layer (RDL), to define a wiring area A on its first surface 20a (or second surface 20b) (in this embodiment, the first surface 20a is used as For illustration, the area where the circuit layer 201 is laid, such as the I/O contact) and the open area B (such as around the I/O contact). It should be understood that the carrier 20 may also be other carrier structures for supporting electronic components such as chips, such as silicon interposer, wafer, or other carriers with metal routing The board and the like are not limited to the above.

再者,該電子元件21係為主動元件、被動元件或其二者組合等,其中,該主動元件係例如為半導體晶片,且該被動元件係例如為電阻、電容及電感。例如,於本實施例中,該電子元件21係為半導體晶片,其具有相對之作用面21a與非作用面21b,且該作用面21a藉由覆晶方式(透過導電凸塊210)設於佈線區以電性連接該線路層201,並以底膠22包覆該些導電凸塊210;或者,該電子元件21亦可藉由複數銲線(圖略)以打線方式電性連接該線路層201;亦或,該電子元件21可直接接觸該線路層201。然而,有關該電子元件21電性連接線路層201之方式不限於上述。 Furthermore, the electronic device 21 is an active device, a passive device, or a combination of the two. The active device is, for example, a semiconductor chip, and the passive device is, for example, a resistor, a capacitor, and an inductor. For example, in this embodiment, the electronic component 21 is a semiconductor chip, which has an opposing active surface 21a and a non-active surface 21b, and the active surface 21a is provided on the wiring by flip-chip (through the conductive bump 210) The area is electrically connected to the circuit layer 201, and the conductive bumps 210 are covered with a primer 22; or, the electronic component 21 can also be electrically connected to the circuit layer by wire bonding through a plurality of bonding wires (not shown) 201; or, the electronic component 21 may directly contact the circuit layer 201. However, the manner in which the electronic component 21 is electrically connected to the circuit layer 201 is not limited to the above.

又,該穿孔200係位於該承載件20之其中一表面(如第一表面20a或第二表面20b)之邊緣處而未連通該邊緣,即位於該承載件20於製程中較易產生應力集中區(如空曠區B)之處。 Moreover, the perforation 200 is located at the edge of one of the surfaces of the carrier 20 (such as the first surface 20a or the second surface 20b) without connecting the edge, that is, the carrier 20 is more likely to generate stress concentration during the manufacturing process Area (such as open area B).

如第2B圖所示,將複數強化體23穿設於該穿孔200中且凸出該承載件20之第一表面20a。 As shown in FIG. 2B, a plurality of reinforcing bodies 23 are inserted into the through hole 200 and protrude from the first surface 20 a of the carrier 20.

於本實施例中,該強化體23係為柱體,其端部23a凸出該承載件20之第一表面20a。例如,先將該強化體23形成於一板塊體24上以形 成框架結構,再將該板塊體24結合至該承載件20之第二表面20b,以順勢將該強化體23插過該穿孔200。例如,該強化體23與該板塊體24係以如銅材之金屬材製作,且兩者可一體成形或以接合方式組構,使該板塊體24可作為散熱用,而使該強化體23作為散熱腳。 In this embodiment, the reinforcing body 23 is a column, and its end 23a protrudes from the first surface 20a of the carrier 20. For example, the reinforcing body 23 is first formed on a block body 24 to form A frame structure is formed, and then the plate body 24 is bonded to the second surface 20b of the carrier 20, so as to insert the reinforcing body 23 through the perforation 200. For example, the reinforcing body 23 and the plate body 24 are made of a metal material such as copper, and the two can be integrally formed or assembled by joining, so that the plate body 24 can be used for heat dissipation, and the reinforcing body 23 As a cooling foot.

再者,該強化體23係未電性連接該承載件20與該電子元件21,且該板塊體24亦未電性連接該承載件20與該電子元件21。 Furthermore, the reinforcing body 23 is not electrically connected to the carrier 20 and the electronic component 21, and the block body 24 is also not electrically connected to the carrier 20 and the electronic component 21.

如第2C圖所示,形成一絕緣體25於該承載件20之第一表面20b以包覆該強化體23凸出該承載件20之端部23a。 As shown in FIG. 2C, an insulator 25 is formed on the first surface 20b of the carrier 20 to cover the reinforcing body 23 and protrude from the end 23a of the carrier 20.

於本實施例中,該絕緣體25係為膠材,以將該強化體23與該板塊體24固定於該承載件20上,且可保護該強化體23之端部23a,以避免於製程中碰觸其它導電體。 In this embodiment, the insulator 25 is a glue material to fix the reinforcement body 23 and the block body 24 on the carrier 20 and protect the end 23a of the reinforcement body 23 to avoid the manufacturing process Touch other conductors.

再者,於該承載件20之第一表面20b上可形成如膠材之結合層26,且可於該電子元件21之非作用面21b上形成一導熱介面層280。例如,該導熱介面層280係為TIM,如低溫熔融之熱傳導材料,其可由固態金屬或液態金屬(如銲錫材料)形成。 Furthermore, a bonding layer 26 such as glue can be formed on the first surface 20 b of the carrier 20, and a thermally conductive interface layer 280 can be formed on the non-active surface 21 b of the electronic component 21. For example, the thermal interface layer 280 is a TIM, such as a low temperature melting heat conductive material, which can be formed of solid metal or liquid metal (such as solder material).

如第2D圖所示,將一包含有支撐腳27及散熱體28之散熱件2a以其支撐腳27藉由該結合層26結合於該承載件24之第一表面20a上,且使該散熱件2a之散熱體28藉由該導熱介面層280結合該電子元件21。 As shown in FIG. 2D, a heat dissipating element 2a including a supporting leg 27 and a heat dissipating body 28 is coupled to the first surface 20a of the carrier 24 by the supporting leg 27 through the coupling layer 26, and the heat is dissipated The heat sink 28 of the component 2a is coupled to the electronic component 21 via the thermal interface layer 280.

於本實施例中,該複數支撐腳27係一體成形於該散熱體28上;或者,該複數支撐腳27亦可以接合方式設於該散熱體28上。 In this embodiment, the plurality of support legs 27 are integrally formed on the heat sink 28; or, the plurality of support legs 27 can also be provided on the heat sink 28 in a joint manner.

再者,於該承載件20之第二表面20b之線路層202上可形成複數導電元件29,以製得本發明之電子封裝件2,並可於後續製程中回銲該導電元件29而接置一如電路板9之電子裝置。具體地,該導電元件29係為如銅塊之金屬塊、銲錫凸塊或具有銅核心的錫球等。例如,部分該導電元 件29’可依需求接觸該板塊體24以作為散熱用,而非作為電路用。應可理解地,有關該導電元件之種類繁多,並不限於上述。 Furthermore, a plurality of conductive elements 29 can be formed on the circuit layer 202 of the second surface 20b of the carrier 20 to produce the electronic package 2 of the present invention, and the conductive elements 29 can be reflowed in subsequent processes Set the electronic device as the circuit board 9. Specifically, the conductive element 29 is a metal block such as a copper block, a solder bump, or a tin ball with a copper core. For example, part of this conductive element The piece 29' may contact the block body 24 as needed for heat dissipation, rather than as a circuit. It should be understood that there are many types of the conductive element, which are not limited to the above.

又,該導熱介面層280亦可先形成於該散熱體28上,再將該散熱體28以該導熱介面層280結合至該電子元件21之非作用面21b上。同理地,該結合層26亦可先形成於該支撐腳27上,再將該支撐腳27藉由該結合層26結合至該承載件24之第一表面20a上。 In addition, the thermally conductive interface layer 280 may be formed on the heat dissipation body 28 first, and then the heat dissipation body 28 is bonded to the non-active surface 21b of the electronic component 21 with the thermally conductive interface layer 280. Similarly, the bonding layer 26 may be formed on the support leg 27 first, and then the support leg 27 is bonded to the first surface 20a of the carrier 24 through the bonding layer 26.

另外,為了提升TIM與電子元件21之間的接著強度,可於該電子元件21之表面上覆金(即所謂之Coating Gold On Chip Back)。具體地,於該電子元件21之非作用面21b與該散熱體28之表面上形成一金層,且進一步配合助焊劑(flux),以利於該導熱介面層280接著於該金層上。 In addition, in order to improve the bonding strength between the TIM and the electronic component 21, the surface of the electronic component 21 may be coated with gold (so-called Coating Gold On Chip Back). Specifically, a gold layer is formed on the non-active surface 21b of the electronic component 21 and the surface of the heat sink 28, and further flux is added to facilitate the thermal interface layer 280 to adhere to the gold layer.

因此,本發明之製法所形成之電子封裝件2,主要藉由該強化體23佈設於該承載件20之空曠區B,以於熱循環(thermal cycle)時,分散應力,使應力不會集中在該承載件20之空曠區B,故相較於習知技術,本發明之製法能避免該電子元件21與該承載件20分離,即避免產生脫層(delaminating)問題,因而該電子元件21能有效電性連接至該電路板9或該電子封裝件2能通過可靠度測試,以提升產品之良率。 Therefore, the electronic package 2 formed by the manufacturing method of the present invention is mainly disposed in the open area B of the carrier 20 through the reinforcement body 23 to disperse the stress during the thermal cycle so that the stress will not be concentrated In the open area B of the carrier 20, compared with the conventional technology, the manufacturing method of the present invention can avoid the separation of the electronic component 21 and the carrier 20, that is, to avoid the problem of delamination, so the electronic component 21 It can be effectively electrically connected to the circuit board 9 or the electronic package 2 can pass the reliability test to improve the yield of the product.

再者,當該電子封裝件2之尺寸增大時,重量也隨之增加,故於回銲該導電元件29而使該導電元件29呈熔融狀態時,藉由該板塊體24支撐下壓力度,使該些導電元件29受壓至一定程度後(即當該板塊體24抵靠該電路板9時)能呈現預定形狀,使相鄰之導電元件29不會發生橋接(Ball bridge)現象,因而能避免發生電性短路之問題。 Furthermore, as the size of the electronic package 2 increases, the weight also increases, so when the conductive element 29 is reflowed to make the conductive element 29 in a molten state, the plate body 24 supports the downward pressure After the conductive elements 29 are pressed to a certain degree (that is, when the block body 24 abuts the circuit board 9), they can assume a predetermined shape, so that the adjacent conductive elements 29 will not cause a bridge (Ball bridge) phenomenon, Therefore, the problem of electrical short circuit can be avoided.

第3A至3C圖係為本發明之電子封裝件3之製法之第二實施例之剖面示意圖。本實施例與第一實施例之差異在於強化體與板塊體之配置,其它製程大致相同,故以下不再贅述相同處。 3A to 3C are schematic cross-sectional views of the second embodiment of the method for manufacturing the electronic package 3 of the present invention. The difference between this embodiment and the first embodiment lies in the configuration of the reinforcement body and the block body. The other processes are approximately the same, so the following will not repeat the similarities.

如第3A及3A”圖所示,提供一佈設有至少一電子元件21之承載件20,且該承載件20係具有相對之第一表面20a與第二表面20b,並形成複數連通該第一與第二表面20a,20b之穿孔300。 As shown in FIGS. 3A and 3A, a carrier 20 provided with at least one electronic component 21 is provided, and the carrier 20 has a first surface 20a and a second surface 20b opposite to each other, and forms a plurality to communicate with the first Perforations 300 with the second surfaces 20a, 20b.

於本實施例中,如第3A’圖所示,該穿孔300係位於該承載件20之側面20c(較易產生應力集中區之處)以形成缺口狀。 In this embodiment, as shown in FIG. 3A', the perforation 300 is located on the side 20c of the carrier 20 (where stress concentration is more likely to occur) to form a notch.

再者,第3A圖之視角係從第3A’圖之承載件20之側面20c方向(如第3A’圖所示之箭頭方向,即左方或右方)觀視之,第3A”圖係為第3A’圖沿剖面線P-P之剖視示意圖。 Furthermore, the angle of view of FIG. 3A is viewed from the side 20c direction of the carrier 20 of FIG. 3A' (as indicated by the direction of the arrow shown in FIG. 3A', that is, left or right). It is a schematic cross-sectional view taken along section line PP of FIG. 3A′.

如第3B、3B’及3B”圖所示,將複數金屬強化體33穿設於該穿孔300中,且該強化體33之端部33b凸出該承載件20之第二表面20b,而該板塊體34結合至該承載件20之第一表面20a以遮蓋該穿孔300。 As shown in FIGS. 3B, 3B′ and 3B”, a plurality of metal reinforcements 33 are inserted into the through holes 300, and the end 33b of the reinforcement 33 protrudes from the second surface 20b of the carrier 20, and the The block body 34 is bonded to the first surface 20 a of the carrier 20 to cover the through hole 300.

於本實施例中,第3B圖之視角係從第3B’圖之承載件20之側面20c方向(如第3B’圖所示之箭頭方向,即左方或右方)觀視之,第3B”圖係為第3B’圖沿剖面線P-P之剖視示意圖。 In this embodiment, the viewing angle of FIG. 3B is viewed from the side 20c direction of the carrier 20 of FIG. 3B' (as shown by the arrow direction in FIG. 3B', that is, left or right), 3B The figure is a schematic cross-sectional view of the 3B' figure along the section line PP.

如第3C圖所示,將一散熱件2a以其支撐腳27藉由結合層26結合於該板塊體34上,且使該散熱件2a之散熱體28藉由導熱介面層280結合該電子元件21。 As shown in FIG. 3C, a heat dissipating element 2a with its supporting legs 27 is bonded to the block body 34 through the bonding layer 26, and the heat dissipating element 28 of the heat dissipating element 2a is bonded to the electronic component through the thermal interface layer 280 twenty one.

於本實施例中,於該承載件20之第二表面20b上可形成複數導電元件29,以於後續製程中回銲該導電元件29而接置一如電路板9之電子裝置。例如,該強化體33凸出該承載件20之端部33b係位於該些導電元件29之間,使該強化體33不會接觸該些導電元件29。進一步,如第4圖所 示,該強化體33凸出該承載件20之端部33b之長度L係為該導電元件29之高度H之2/3(L=2/3H)。 In this embodiment, a plurality of conductive elements 29 may be formed on the second surface 20b of the carrier 20 to reflow the conductive elements 29 in the subsequent manufacturing process to connect an electronic device such as the circuit board 9. For example, the end 33b of the reinforcing body 33 protruding from the carrier 20 is located between the conductive elements 29, so that the reinforcing body 33 does not contact the conductive elements 29. Further, as shown in FIG. 4, the reinforcing member 33 projecting length of the end portion 33b of the L-line of the carrier for the conductive element 20 of height H 2/3 (L = 2/3 H ) 29 of.

再者,應可理解地,亦可形成絕緣體25包覆該強化體33凸出該承載件20之端部33b。 Furthermore, it should be understood that an insulator 25 may be formed to cover the reinforcement 33 to protrude from the end 33b of the carrier 20.

因此,本發明之製法所形成之電子封裝件3,主要藉由該強化體33佈設於該承載件20之空曠區B,以於熱循環(thermal cycle)時,分散應力,使應力不會集中在該承載件20之空曠區B,故相較於習知技術,本發明之製法能避免該電子元件21與該承載件20分離,即避免產生脫層(delaminating)問題,因而該電子元件21能有效電性連接至該電路板9或該電子封裝件3能通過可靠度測試,以提升產品之良率。 Therefore, the electronic package 3 formed by the manufacturing method of the present invention is mainly disposed in the open area B of the carrier 20 through the reinforcement body 33 to disperse the stress during the thermal cycle so that the stress will not be concentrated In the open area B of the carrier 20, compared with the conventional technology, the manufacturing method of the present invention can avoid the separation of the electronic component 21 from the carrier 20, that is, to avoid the problem of delamination, so the electronic component 21 It can be effectively electrically connected to the circuit board 9 or the electronic package 3 can pass the reliability test to improve the yield of the product.

再者,當該電子封裝件3之尺寸增大時,重量也隨之增加,故於回銲該導電元件29而使該導電元件29呈熔融狀態時,藉由該強化體33之端部33b支撐下壓力度,使該些導電元件29受壓至一定程度後(即當該強化體33之端部33b抵靠該電路板9時)能呈現預定形狀,使相鄰之導電元件29不會發生橋接(Ball bridge)現象,因而能避免發生電性短路之問題。 Furthermore, when the size of the electronic package 3 increases, the weight also increases. Therefore, when the conductive element 29 is reflowed to make the conductive element 29 in a molten state, the end 33b of the reinforcing body 33 After supporting the pressure, the conductive elements 29 can be compressed to a certain degree (that is, when the end 33b of the reinforcing body 33 abuts against the circuit board 9) can assume a predetermined shape, so that adjacent conductive elements 29 will not A bridge phenomenon occurs, so that the problem of electrical short circuit can be avoided.

又,如第4B圖所示之電子封裝件4,該散熱件4a、該金屬強化體33與該板塊體34可一體成形。例如,該支撐腳47、散熱體48、該金屬強化體43與該板塊體44係為一體成形結構4b,其藉由金屬強化體43穿設於該穿孔300中,以定位該一體成形結構4b,故不僅可簡化製程步驟(無需依序配置該金屬強化體33與該板塊體34及該散熱件4a),且可省略結合層26之使用,以降低製作成本。 Furthermore, as in the electronic package 4 shown in FIG. 4B, the heat sink 4a, the metal reinforcement 33 and the block body 34 can be integrally formed. For example, the support leg 47, the heat sink 48, the metal reinforcement 43 and the block body 44 are an integrally formed structure 4b, which is inserted into the through hole 300 by the metal reinforcement 43 to position the integrally formed structure 4b Therefore, it not only simplifies the manufacturing process (no need to arrange the metal reinforcement 33 and the plate body 34 and the heat sink 4a in sequence), but also omits the use of the bonding layer 26 to reduce the manufacturing cost.

本發明復提供一種電子封裝件2,3,4,係包括:一具有至少一穿孔200,300之承載件20、至少一設於該承載件20上並電性連接該承載 件20之電子元件21、以及至少一設於該穿孔200,300中並凸出該承載件20之強化體23,33,43。 The present invention further provides an electronic package 2, 3, 4, which includes: a carrier 20 having at least one perforation 200, 300, and at least one mounted on the carrier 20 and electrically connected to the carrier The electronic component 21 of the component 20 and at least one reinforcing body 23, 33, 43 disposed in the through hole 200, 300 and protruding from the carrier 20.

所述之強化體23,33,43係未電性連接該承載件20及該電子元件21。 The reinforced bodies 23, 33, 43 are not electrically connected to the carrier 20 and the electronic component 21.

於一實施例中,該承載件20係具有相對之第一表面20a與第二表面20b,使該電子元件21設於該承載件20之第一表面20a上,且該強化體23凸出該承載件20之第一表面20a而齊平(或未凸出)該第二表面20b。又包括至少一設於該承載件20之第二表面20b上之板塊體24,其連接該強化體23而未電性連接該承載件20及該電子元件21。 In an embodiment, the carrier 20 has a first surface 20a and a second surface 20b opposite to each other, so that the electronic component 21 is disposed on the first surface 20a of the carrier 20, and the reinforcing body 23 protrudes from the The first surface 20a of the carrier 20 is flush with (or not protruding) the second surface 20b. It further includes at least one plate body 24 disposed on the second surface 20b of the carrier 20, which is connected to the reinforcing body 23 but is not electrically connected to the carrier 20 and the electronic component 21.

於一實施例中,該承載件20係具有相對之第一表面20a與第二表面20b,使該電子元件21設於該承載件20之第一表面20a上,且該強化體33,43凸出該承載件20之第二表面20b而齊平(或未凸出)該第一表面20a。又包括至少一設於該承載件20之第一表面20a上之板塊體34,44,其連接該強化體33,44而未電性連接該承載件20及該電子元件21。 In one embodiment, the carrier 20 has a first surface 20a and a second surface 20b opposite to each other, so that the electronic component 21 is disposed on the first surface 20a of the carrier 20, and the reinforcing bodies 33, 43 are convex The second surface 20b of the carrier 20 is flush with (or not protruding) the first surface 20a. It further includes at least one plate body 34, 44 disposed on the first surface 20a of the carrier 20, which is connected to the reinforcing bodies 33, 44 without electrically connecting the carrier 20 and the electronic component 21.

於一實施例中,該承載件20之第一表面20a係定義有佈線區A與鄰接該佈線區A之空曠區B,以令該電子元件21配置於該佈線區A,且該強化體23,33係配置於該空曠區B。 In an embodiment, the first surface 20a of the carrier 20 defines a wiring area A and an open area B adjacent to the wiring area A, so that the electronic component 21 is disposed in the wiring area A, and the reinforcement 23 The 33 series is arranged in the open area B.

於一實施例中,該穿孔300係為形成於該承載件20側面20c之缺口。 In one embodiment, the through hole 300 is a gap formed on the side 20c of the carrier 20.

於一實施例中,該電子封裝件2復包括至少一形成於該承載件20上之絕緣體25,以包覆該強化體23,33凸出該承載件20之部分(如端部23a,33b)。 In one embodiment, the electronic package 2 includes at least one insulator 25 formed on the carrier 20 to cover the reinforcement 23, 33 and protrude from the carrier 20 (such as the ends 23a, 33b) ).

於一實施例中,該電子封裝件2,3,4復包括設於該承載件20上之散熱件2a,4a。 In one embodiment, the electronic packages 2, 3, and 4 include heat dissipation elements 2a, 4a provided on the carrier 20.

於一實施例中,該電子封裝件2,3,4復包括形成於該承載件20上以電性連接該承載件20之複數導電元件29。 In one embodiment, the electronic packages 2, 3, and 4 include a plurality of conductive elements 29 formed on the carrier 20 to electrically connect the carrier 20.

本發明另提供一種承載結構,係包括:一具有至少一穿孔200,300之承載件20、以及至少一設於該穿孔200,300中並凸出該承載件20之強化體23,33,43,其中,該強化體23,33,43未電性連接該承載件20。 The present invention also provides a bearing structure including: a bearing member 20 having at least one perforation 200,300, and at least one reinforcement 23,33,43 disposed in the perforation 200,300 and protruding from the bearing member 20, wherein the The reinforcing bodies 23, 33, 43 are not electrically connected to the carrier 20.

於一實施例中,該承載結構復包括至少一設於該承載件20上之板塊體24,34,44,其連接該強化體23,33,44,且該板塊體24,34,44未電性連接該承載件20。 In one embodiment, the load-bearing structure includes at least one plate body 24,34,44 provided on the carrier 20, which is connected to the reinforcement body 23,33,44, and the plate body 24,34,44 is not Electrically connected to the carrier 20.

於一實施例中,該穿孔300係為形成於該承載件20側面20c之缺口。 In one embodiment, the through hole 300 is a gap formed on the side 20c of the carrier 20.

於一實施例中,該承載結構復包括至少一形成於該承載件20上之絕緣體25,以包覆該強化體23,33,43凸出該承載件20之部分(如端部23a)。 In one embodiment, the carrying structure further includes at least one insulator 25 formed on the carrying member 20 to cover the portion of the reinforcing body 23, 33, 43 that protrudes from the carrying member 20 (such as the end 23a).

於一實施例中,該承載結構復包括形成於該承載件20上以電性連接該承載件20之複數導電元件29。 In one embodiment, the carrier structure includes a plurality of conductive elements 29 formed on the carrier 20 to electrically connect the carrier 20.

綜上所述,本發明之電子封裝件及其製法與承載結構,係藉由該強化體之設計,以分散應力,故本發明能避免該電子元件與該承載件分離,因而該電子元件能有效電性連接至該電路板或該電子封裝件能通過可靠度測試。 In summary, the electronic package of the present invention, its manufacturing method and the supporting structure are designed to disperse the stress by the design of the reinforcement body, so the present invention can avoid the separation of the electronic component and the supporting component, so the electronic component can The electrical connection to the circuit board or the electronic package can pass the reliability test.

再者,當該電子封裝件之尺寸增大時,重量也隨之增加,故於該導電元件呈熔融狀態時,藉由該強化體或板塊體支撐下壓力度,使該些導電元件受壓至一定程度後能呈現預定形狀,使相鄰之導電元件不會發生橋接現象,因而能避免發生電性短路之問題。 Furthermore, as the size of the electronic package increases, the weight also increases, so when the conductive element is in a molten state, the conductive element is pressed by the reinforcement or the block body to support the pressure After a certain degree, it can assume a predetermined shape, so that adjacent conductive elements will not be bridged, so that the problem of electrical short circuit can be avoided.

上述實施例係用以例示性說明本發明之原理及其功效,而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下,對上述實施例進行修改。因此本發明之權利保護範圍,應如後述之申請專利範圍所列。 The above embodiments are used to exemplify the principles and effects of the present invention, rather than to limit the present invention. Anyone who is familiar with this skill can modify the above embodiments without departing from the spirit and scope of the present invention. Therefore, the scope of protection of the rights of the present invention should be as listed in the scope of patent application mentioned later.

2‧‧‧電子封裝件 2‧‧‧Electronic package

2a‧‧‧散熱件 2a‧‧‧Cooling parts

20‧‧‧承載件 20‧‧‧Carrier

20a‧‧‧第一表面 20a‧‧‧First surface

20b‧‧‧第二表面 20b‧‧‧Second surface

200‧‧‧穿孔 200‧‧‧Perforation

202‧‧‧線路層 202‧‧‧ Line layer

21‧‧‧電子元件 21‧‧‧Electronic components

23‧‧‧強化體 23‧‧‧Reinforcement

24‧‧‧板塊體 24‧‧‧Plate

25‧‧‧絕緣體 25‧‧‧Insulator

26‧‧‧結合層 26‧‧‧Combination layer

27‧‧‧支撐腳 27‧‧‧Support feet

28‧‧‧散熱體 28‧‧‧heat radiator

280‧‧‧導熱介面層 280‧‧‧thermal interface layer

29,29’‧‧‧導電元件 29,29’‧‧‧conductive element

9‧‧‧電路板 9‧‧‧ circuit board

Claims (22)

一種電子封裝件,係包括:承載件,係具有相對之第一表面與第二表面,且具有至少一穿孔;電子元件,係設於該承載件之第一表面上並電性連接該承載件;板塊體,係結合至該承載件之第二表面上,其中,該板塊體作為散熱用;以及強化體,係設於該穿孔中並凸出該承載件之第一表面,且該強化體連接該板塊體,其中,該強化體未電性連接該承載件及該電子元件,且該強化體作為散熱腳。 An electronic package includes: a carrier, which has opposite first and second surfaces, and at least one perforation; an electronic component, which is provided on the first surface of the carrier and electrically connected to the carrier ; The plate body is coupled to the second surface of the carrier, wherein the plate body is used for heat dissipation; and the reinforcement is provided in the through hole and protrudes the first surface of the carrier, and the reinforcement The block body is connected, wherein the reinforcement body is not electrically connected to the carrier and the electronic component, and the reinforcement body serves as a heat dissipation foot. 如申請專利範圍第1項所述之電子封裝件,其中,該板塊體未電性連接該承載件及該電子元件。 The electronic package as described in item 1 of the patent application scope, wherein the board body is not electrically connected to the carrier and the electronic component. 如申請專利範圍第1項所述之電子封裝件,其中,該承載件之表面係定義有佈線區與鄰接該佈線區之空曠區,以令該電子元件配置於該佈線區,且該強化體配置於該空曠區。 The electronic package as described in item 1 of the patent application scope, wherein the surface of the carrier defines a wiring area and an open area adjacent to the wiring area, so that the electronic component is arranged in the wiring area, and the reinforcement Configured in this open area. 如申請專利範圍第1項所述之電子封裝件,其中,該穿孔係位於該承載件之其中一表面之邊緣處而未連通該邊緣。 The electronic package as described in item 1 of the patent application range, wherein the perforation is located at an edge of one of the surfaces of the carrier without connecting the edge. 如申請專利範圍第1項所述之電子封裝件,其中,該穿孔係為形成於該承載件側面之缺口。 The electronic package as described in item 1 of the patent application range, wherein the perforation is a notch formed on the side of the carrier. 如申請專利範圍第1項所述之電子封裝件,復包括形成於該承載件上之絕緣體,以包覆該強化體凸出該承載件之部分。 The electronic package described in item 1 of the scope of the patent application includes an insulator formed on the carrier to cover the portion of the reinforcement that protrudes from the carrier. 如申請專利範圍第1項所述之電子封裝件,復包括設於該承載件上之散熱件。 The electronic package described in item 1 of the scope of patent application includes a heat sink provided on the carrier. 如申請專利範圍第1項所述之電子封裝件,復包括形成於該承載件上以電性連接該承載件之複數導電元件。 The electronic package described in item 1 of the patent application scope includes a plurality of conductive elements formed on the carrier to electrically connect the carrier. 一種電子封裝件之製法,係包括:提供具有相對之第一表面與第二表面且具有至少一穿孔之承載件;將至少一電子元件設於該承載件之第一表面上,並電性連接該承載件;將板塊體結合至該承載件之第二表面上,其中,該板塊體未電性連接該承載件及該電子元件,且該板塊體作為散熱用;以及形成強化體於該穿孔中,並使該強化體凸出該承載件之第一表面,且該強化體連接該板塊體,其中,該強化體未電性連接該承載件及該電子元件,且該強化體作為散熱腳。 A method for manufacturing an electronic package includes: providing a carrier having opposite first and second surfaces and having at least one perforation; placing at least one electronic component on the first surface of the carrier and electrically connecting The carrier; bonding the block body to the second surface of the carrier, wherein the block body is not electrically connected to the carrier and the electronic component, and the block body is used for heat dissipation; and forming a reinforcement body at the perforation The reinforcement body protrudes from the first surface of the carrier, and the reinforcement body is connected to the block body, wherein the reinforcement body is not electrically connected to the carrier and the electronic component, and the reinforcement body serves as a heat dissipation foot . 如申請專利範圍第9項所述之電子封裝件之製法,其中,該板塊體未電性連接該承載件及該電子元件。 The method for manufacturing an electronic package as described in item 9 of the patent application scope, wherein the board body is not electrically connected to the carrier and the electronic component. 如申請專利範圍第9項所述之電子封裝件之製法,其中,該承載件之表面係定義有佈線區與鄰接該佈線區之空曠區,以令該電子元件配置於該佈線區,且該強化體配置於該空曠區。 The method of manufacturing an electronic package as described in item 9 of the patent application scope, wherein the surface of the carrier defines a wiring area and an open area adjacent to the wiring area, so that the electronic component is arranged in the wiring area, and the The reinforcement is arranged in the open area. 如申請專利範圍第9項所述之電子封裝件之製法,其中,該穿孔係位於該承載件之其中一表面之邊緣處而未連通該邊緣。 The method for manufacturing an electronic package as described in item 9 of the patent application scope, wherein the perforation is located at an edge of one surface of the carrier without connecting the edge. 如申請專利範圍第9項所述之電子封裝件之製法,其中,該穿孔係為形成於該承載件側面之缺口。 The method for manufacturing an electronic package as described in item 9 of the patent scope, wherein the perforation is a notch formed on the side of the carrier. 如申請專利範圍第9項所述之電子封裝件之製法,復包括形成絕緣體於該承載件上,以包覆該強化體凸出該承載件之部分。 The method for manufacturing an electronic package as described in item 9 of the patent application scope includes forming an insulator on the carrier to cover the portion of the reinforcement that protrudes from the carrier. 如申請專利範圍第9項所述之電子封裝件之製法,復包括設置散熱件於該承載件上。 The method of manufacturing an electronic package as described in item 9 of the scope of patent application includes the provision of a heat sink on the carrier. 如申請專利範圍第9項所述之電子封裝件之製法,復包括形成複數導電元件於該承載件上以電性連接該承載件。 According to the method of manufacturing an electronic package described in item 9 of the patent application scope, the method includes forming a plurality of conductive elements on the carrier to electrically connect the carrier. 一種承載結構,係包括:承載件,係具有至少一穿孔;以及板塊體,係結合至該承載件之表面上,其中,該板塊體作為散熱用;強化體,係設於該穿孔中並凸出該承載件,且該強化體連接該板塊體,其中,該強化體未電性連接該承載件,且該強化體作為散熱腳。 A bearing structure includes: a bearing member having at least one perforation; and a plate body coupled to the surface of the bearing member, wherein the plate body is used for heat dissipation; a reinforcement body is provided in the perforation and is convex The carrier is provided, and the reinforced body is connected to the block body, wherein the reinforced body is not electrically connected to the carrier, and the reinforced body serves as a heat dissipation foot. 如申請專利範圍第17項所述之承載結構,其中,該板塊體未電性連接該承載件。 The load-bearing structure as described in item 17 of the patent application scope, wherein the plate body is not electrically connected to the load-bearing member. 如申請專利範圍第17項所述之承載結構,其中,該穿孔係位於該承載件之其中一表面之邊緣處而未連通該邊緣。 The load-bearing structure as recited in item 17 of the patent application range, wherein the perforation is located at an edge of one of the surfaces of the carrier without connecting the edge. 如申請專利範圍第17項所述之承載結構,其中,該穿孔係為形成於該承載件側面之缺口。 The load-bearing structure as described in item 17 of the patent application range, wherein the perforation is a notch formed on the side of the carrier. 如申請專利範圍第17項所述之承載結構,復包括形成於該承載件上之絕緣體,以包覆該強化體凸出該承載件之部分。 The load-bearing structure as described in item 17 of the scope of the patent application includes an insulator formed on the load-bearing member to cover the portion of the reinforcement body that protrudes from the load-bearing member. 如申請專利範圍第17項所述之承載結構,復包括形成於該承載件上以電性連接該承載件之複數導電元件。 As described in Item 17 of the patent application scope, the bearing structure includes a plurality of conductive elements formed on the bearing member to electrically connect the bearing member.
TW108113602A 2019-04-18 2019-04-18 Electronic package and manufacturing method thereof and carrier structure TWI691025B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW108113602A TWI691025B (en) 2019-04-18 2019-04-18 Electronic package and manufacturing method thereof and carrier structure
CN201910338087.6A CN111834303B (en) 2019-04-18 2019-04-25 Electronic package and manufacturing method and bearing structure thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108113602A TWI691025B (en) 2019-04-18 2019-04-18 Electronic package and manufacturing method thereof and carrier structure

Publications (2)

Publication Number Publication Date
TWI691025B true TWI691025B (en) 2020-04-11
TW202040760A TW202040760A (en) 2020-11-01

Family

ID=71134542

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108113602A TWI691025B (en) 2019-04-18 2019-04-18 Electronic package and manufacturing method thereof and carrier structure

Country Status (2)

Country Link
CN (1) CN111834303B (en)
TW (1) TWI691025B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI766540B (en) * 2021-01-13 2022-06-01 矽品精密工業股份有限公司 Electronic package and manufacturing method thereof
TWI765778B (en) * 2021-07-14 2022-05-21 矽品精密工業股份有限公司 Electronic package and manufacturing method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1581501A (en) * 2003-08-01 2005-02-16 富士胶片株式会社 Solid-state imaging device and method for manufacturing the same
TW200531232A (en) * 2004-03-09 2005-09-16 Siliconware Precision Industries Co Ltd Semiconductor package with heatsink and method for fabricating the same and stiffner
TW200939423A (en) * 2008-03-11 2009-09-16 Powertech Technology Inc Semiconductor package structure with heat sink
US20150348928A1 (en) * 2014-05-30 2015-12-03 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
TW201546954A (en) * 2014-01-28 2015-12-16 台灣積體電路製造股份有限公司 Semiconductor device structure and fabricating method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008120280A1 (en) * 2007-03-29 2008-10-09 Fujitsu Limited Distortion reduction fixing structure
US9041192B2 (en) * 2012-08-29 2015-05-26 Broadcom Corporation Hybrid thermal interface material for IC packages with integrated heat spreader

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1581501A (en) * 2003-08-01 2005-02-16 富士胶片株式会社 Solid-state imaging device and method for manufacturing the same
TW200531232A (en) * 2004-03-09 2005-09-16 Siliconware Precision Industries Co Ltd Semiconductor package with heatsink and method for fabricating the same and stiffner
TW200939423A (en) * 2008-03-11 2009-09-16 Powertech Technology Inc Semiconductor package structure with heat sink
TW201546954A (en) * 2014-01-28 2015-12-16 台灣積體電路製造股份有限公司 Semiconductor device structure and fabricating method thereof
US20150348928A1 (en) * 2014-05-30 2015-12-03 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom

Also Published As

Publication number Publication date
TW202040760A (en) 2020-11-01
CN111834303A (en) 2020-10-27
CN111834303B (en) 2023-01-13

Similar Documents

Publication Publication Date Title
TWI509769B (en) Package-on-package device and method of forming a package-on-package (pop) device
US10510720B2 (en) Electronic package and method for fabricating the same
TWI649839B (en) Electronic package and substrate structure thereof
TWI825418B (en) Hybrid thermal interface material and low temperature solder patterns to improve package warpage and reliability
US20230420420A1 (en) Carrying substrate, electronic package having the carrying substrate, and methods for manufacturing the same
TWI691025B (en) Electronic package and manufacturing method thereof and carrier structure
TWI706523B (en) Electronic package
CN108987355B (en) Electronic package and manufacturing method thereof
US20230395571A1 (en) Electronic package and manufacturing method thereof
TWI733142B (en) Electronic package
CN113496966A (en) Electronic package
TWI624016B (en) Electronic package and the manufacture thereof
TWI567843B (en) Package substrate and the manufacture thereof
TWI802726B (en) Carrying substrate, electronic package having the carrying substrate, and methods for manufacturing the same
TWI837021B (en) Electronic package
TWI806343B (en) Semiconductor package and manufacturing method thereof
TWI820922B (en) Manufacturing method of electronic package
TWI766540B (en) Electronic package and manufacturing method thereof
TWI573230B (en) Package structure and its package substrate
TWI735398B (en) Electronic package and manufacturing method thereof
TWI778708B (en) Electronic package and manufacturing method thereof
TWI695466B (en) Electronic package and manufacturing method thereof
WO2014171403A1 (en) Semiconductor device
TWI573232B (en) Electronic package
TW202412206A (en) Multi-die package