TWI626867B - Method for surface plating without conducting wire and circuit board making by the same - Google Patents

Method for surface plating without conducting wire and circuit board making by the same Download PDF

Info

Publication number
TWI626867B
TWI626867B TW105133172A TW105133172A TWI626867B TW I626867 B TWI626867 B TW I626867B TW 105133172 A TW105133172 A TW 105133172A TW 105133172 A TW105133172 A TW 105133172A TW I626867 B TWI626867 B TW I626867B
Authority
TW
Taiwan
Prior art keywords
conductive
substrate
conductive polymer
polymer film
gap
Prior art date
Application number
TW105133172A
Other languages
Chinese (zh)
Other versions
TW201815243A (en
Inventor
Meng-Lu Jia
賈夢璐
Original Assignee
Avary Holding (Shenzhen) Co., Limited.
大陸商鵬鼎控股(深圳)股份有限公司
HongQiSheng Precision Electronics (QinHuangDao) Co.,Ltd.
大陸商宏啟勝精密電子(秦皇島)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Avary Holding (Shenzhen) Co., Limited., 大陸商鵬鼎控股(深圳)股份有限公司, HongQiSheng Precision Electronics (QinHuangDao) Co.,Ltd., 大陸商宏啟勝精密電子(秦皇島)有限公司 filed Critical Avary Holding (Shenzhen) Co., Limited.
Publication of TW201815243A publication Critical patent/TW201815243A/en
Application granted granted Critical
Publication of TWI626867B publication Critical patent/TWI626867B/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/241Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
    • H05K3/242Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus characterised by using temporary conductors on the printed circuit for electrically connecting areas which are to be electroplated
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703Plating
    • H05K2203/0723Electroplating, e.g. finish plating

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

一種無導線表面電鍍方法,其包括如下步驟:提供一初始電路板,該初始電路板包括基材及結合於該基材相背兩表面的兩個導電線路層,每一導電線路層的導電線路之間具有至少一間隙,該間隙的底面為基材的表面;在所述間隙的底面上形成導電高分子膜,該間隙兩側的導電線路藉由該導電高分子膜電性連接;在所述導電線路層及導電高分子膜的遠離基材表面形成光阻層;在所述光阻層上形成至少一電鍍槽;在所述電鍍槽內電鍍金屬保護層;移除所述光阻層;移除所述導電高分子膜。另,本發明還提供一種由上述無導線表面電鍍方法製得的電路板。A wireless surface plating method includes the steps of: providing an initial circuit board, the initial circuit board comprising a substrate and two conductive circuit layers bonded to two opposite surfaces of the substrate, and each of the conductive circuits of the conductive circuit layer There is at least one gap between them, and the bottom surface of the gap is the surface of the substrate; a conductive polymer film is formed on the bottom surface of the gap, and the conductive lines on both sides of the gap are electrically connected by the conductive polymer film; Forming a photoresist layer on the surface of the conductive circuit layer and the conductive polymer film away from the substrate; forming at least one electroplating bath on the photoresist layer; electroplating a metal protective layer in the electroplating bath; removing the photoresist layer Removing the conductive polymer film. In addition, the present invention also provides a circuit board prepared by the above-mentioned method for electroplating a surface without wires.

Description

無導線表面電鍍方法及由該方法製得的電路板Wireless surface plating method and circuit board prepared by the method

本發明涉及一種無導線表面電鍍方法及由該方法製得的電路板。The invention relates to a method for electroplating a surface without wires and a circuit board prepared by the method.

近年來,隨著電子產品的小型化及薄型化趨勢,要求其所使用的電路板也具有小型化及薄型化的特點。為滿足電子產品的小型化及薄型化,電子產品的電路板需採用密集電路設計。但是,在電路板的製作過程中,在導電線路層上電鍍金屬保護層時,為將電鍍時所需的電流傳入電路板,通常需要設計電鍍導線,該電鍍導線在完成金屬保護層電鍍後,通常會保留在電路板中,如此會佔據電路板的空間,降低電路板的排版利用率。In recent years, with the trend of miniaturization and thinning of electronic products, it is required that the circuit boards used therein also have the characteristics of miniaturization and thinning. In order to meet the miniaturization and thinness of electronic products, the circuit boards of electronic products need to adopt a dense circuit design. However, in the manufacturing process of the circuit board, when the metal protective layer is plated on the conductive circuit layer, in order to pass the current required during plating to the circuit board, it is usually necessary to design a plated wire, and the plated wire after the metal protection layer is plated , Usually remain in the circuit board, so it will occupy the space of the circuit board and reduce the layout utilization of the circuit board.

有鑑於此,有必要提供一種新的無導線表面電鍍方法,以解決上述問題。In view of this, it is necessary to provide a new leadless surface plating method to solve the above problems.

另,還有必要提供一種應用上述無導線表面電鍍方法製得的電路板。In addition, it is necessary to provide a circuit board made by applying the above-mentioned non-lead surface plating method.

一種無導線表面電鍍方法,其包括如下步驟:A wireless surface plating method includes the following steps:

步驟S1:提供一初始電路板,該初始電路板包括基材及結合於該基材相背兩表面的兩個導電線路層,該初始電路板上具有導通孔,所述兩個導電線路層藉由該導通孔電連接,每一導電線路層主要由導電線路形成,每一導電線路層的導電線路之間具有至少一間隙,該間隙的底面為所述基材的表面;Step S1: An initial circuit board is provided. The initial circuit board includes a substrate and two conductive circuit layers bonded to opposite surfaces of the substrate. The initial circuit board has a via hole, and the two conductive circuit layers are borrowed. Electrically connected by the vias, each conductive circuit layer is mainly formed of conductive circuits, and at least one gap is formed between the conductive circuits of each conductive circuit layer, and the bottom surface of the gap is the surface of the substrate;

步驟S2:在所述間隙的底面上形成導電高分子膜,該間隙兩側的導電線路藉由該導電高分子膜電性連接;Step S2: forming a conductive polymer film on the bottom surface of the gap, and the conductive lines on both sides of the gap are electrically connected by the conductive polymer film;

步驟S3:在所述導電線路層及導電高分子膜的遠離基材表面形成光阻層;Step S3: forming a photoresist layer on the conductive circuit layer and the conductive polymer film away from the substrate surface;

步驟S4:在所述光阻層上形成至少一電鍍槽;Step S4: forming at least one plating bath on the photoresist layer;

步驟S5:在所述電鍍槽內電鍍金屬保護層;Step S5: plating a metal protective layer in the plating tank;

步驟S6:移除所述光阻層,使被光阻層所覆蓋的導電線路層的表面、導電高分子膜的表面及金屬保護層的表面裸露;Step S6: removing the photoresist layer to expose the surface of the conductive circuit layer covered by the photoresist layer, the surface of the conductive polymer film, and the surface of the metal protective layer;

步驟S7:移除所述導電高分子膜,使被導電高分子膜所覆蓋的基材的表面、導電線路層的間隙的側面及金屬保護層的表面裸露。Step S7: The conductive polymer film is removed, so that the surface of the substrate covered by the conductive polymer film, the sides of the gaps of the conductive circuit layer, and the surface of the metal protective layer are exposed.

一種電路板,其包括基材及結合於該基材的相背兩表面的兩個導電線路層,每一導電線路層主要由導電線路形成,每一導電線路層的導電線路之間具有至少一間隙,該間隙具有一底面及與該底面連接的至少兩個側面,該底面為基材的表面,該電路板還包括至少一金屬保護層,該金屬保護層包括一第一部分及由該第一部分延伸形成的第二部分,該第一部分結合在所述導電線路層的遠離基材的表面上,該第二部分結合在所述間隙的鄰近該第一部分的側面上,該第二部分的鄰近基材的端部與基材之間具有一定的距離。A circuit board includes a substrate and two conductive circuit layers bonded to opposite surfaces of the substrate. Each conductive circuit layer is mainly formed of conductive circuits. There is at least one between the conductive circuits of each conductive circuit layer. A gap, the gap having a bottom surface and at least two side surfaces connected to the bottom surface, the bottom surface being the surface of the substrate, the circuit board further including at least a metal protective layer, the metal protective layer including a first portion and the first portion An extended second portion is bonded to a surface of the conductive circuit layer away from the substrate, the second portion is bonded to a side surface of the gap adjacent to the first portion, and the second portion is adjacent to a base There is a certain distance between the end of the material and the substrate.

所述無導線表面電鍍方法藉由在導電線路層的藉由間隙裸露的基材上形成導電高分子膜,利用該導電高分子膜實現電鍍導通,在電鍍形成金屬保護層之後再將該導電高分子膜移除。相較於常規的使用電鍍引線實現電鍍導通時所需要的對電鍍引線進行衝切的製程及電鍍引線最終保留在電路板上,本發明的導電高分子膜不需要衝切製程而簡化製作流程,且導電高分子膜最終會從電路板上移除而提高電路板的空間利用率。此外,相較於使用電鍍引線實現電路導通,本發明的導電高分子膜不需要使用製作電鍍引線的金屬材料而節約成本。The non-conductor surface plating method forms a conductive polymer film on a substrate of a conductive circuit layer exposed through a gap, and uses the conductive polymer film to achieve electroplating conduction. After the metal is formed by electroplating, the conductivity is high. The molecular membrane is removed. Compared with the conventional process of punching the electroplated lead when the electroplated lead is used to achieve electroplating continuity, and the electroplated lead is finally retained on the circuit board, the conductive polymer film of the present invention does not require the punching process to simplify the manufacturing process. And the conductive polymer film will eventually be removed from the circuit board to improve the space utilization of the circuit board. In addition, compared with the use of electroplated leads to achieve circuit conduction, the conductive polymer film of the present invention does not need to use a metal material for making electroplated leads and saves costs.

圖1為本發明較佳實施例的初始電路板的截面示意圖。FIG. 1 is a schematic cross-sectional view of an initial circuit board according to a preferred embodiment of the present invention.

圖2為在圖1所示的初始電路板的間隙的底部形成導電高分子膜的示意圖。FIG. 2 is a schematic diagram of forming a conductive polymer film on the bottom of the gap of the initial circuit board shown in FIG. 1.

圖3為在圖2所示的導電線路層及導電高分子膜的表面形成光阻層的示意圖。FIG. 3 is a schematic diagram of forming a photoresist layer on the surfaces of the conductive circuit layer and the conductive polymer film shown in FIG. 2.

圖4為在圖3所示的光阻層上形成電鍍槽的示意圖。FIG. 4 is a schematic diagram of forming a plating bath on the photoresist layer shown in FIG. 3.

圖5為在圖4所示的電鍍槽內電鍍金屬保護層的示意圖。FIG. 5 is a schematic diagram of a plating metal protective layer in the plating tank shown in FIG. 4.

圖6為去除圖5所示的光阻層的示意圖。FIG. 6 is a schematic diagram of removing the photoresist layer shown in FIG. 5.

圖7為本發明較佳實施例的電路板的示意圖。FIG. 7 is a schematic diagram of a circuit board according to a preferred embodiment of the present invention.

請結合參閱圖1~7,本發明較佳實施方式提供一種電路板的無導線表面電鍍方法,其包括如下步驟:Please refer to FIGS. 1 to 7 in combination. A preferred embodiment of the present invention provides a non-conductor surface plating method for a circuit board.

步驟S1,請參閱圖1,提供一初始電路板10。該初始電路板10包括基材11、及結合於該基材11相背兩表面的兩個導電線路層12。該初始電路板10上具有導通孔(圖未示),所述兩個導電線路層12藉由該導通孔電連接。每一導電線路層12主要由導電線路120形成。每一導電線路層12的導電線路120之間具有至少一間隙13。Step S1, referring to FIG. 1, an initial circuit board 10 is provided. The initial circuit board 10 includes a substrate 11 and two conductive circuit layers 12 bonded to two opposite surfaces of the substrate 11. The initial circuit board 10 has a via (not shown), and the two conductive circuit layers 12 are electrically connected through the via. Each conductive circuit layer 12 is mainly formed of a conductive circuit 120. There is at least one gap 13 between the conductive lines 120 of each conductive line layer 12.

該間隙13具有一底面131及與該底面131連接的至少兩個側面132。該間隙13的底面131為基材11的表面,換言之,基材11藉由該間隙13裸露。The gap 13 has a bottom surface 131 and at least two side surfaces 132 connected to the bottom surface 131. The bottom surface 131 of the gap 13 is the surface of the substrate 11. In other words, the substrate 11 is exposed through the gap 13.

所述基材11的材質可以為聚醯亞胺等常規應用於電路板的基材的材質。The material of the substrate 11 may be a material of a substrate conventionally applied to a circuit board such as polyimide.

所述每一導電線路層12包括一層或多層。本實施例中,所述導電線路層12包括結合於基材11的表面的第一層121及結合於該第一層121的遠離基材11的表面的第二層122。該第一層121藉由化學鍍的方法形成在基材11的表面上。該第二層122藉由電鍍的方法形成在第一層121的表面上。Each of the conductive circuit layers 12 includes one or more layers. In this embodiment, the conductive circuit layer 12 includes a first layer 121 coupled to the surface of the substrate 11 and a second layer 122 coupled to the surface of the first layer 121 and away from the surface of the substrate 11. The first layer 121 is formed on the surface of the substrate 11 by a chemical plating method. The second layer 122 is formed on the surface of the first layer 121 by a plating method.

步驟S2,請進一步參閱圖2,在所述間隙13的底面131上形成導電高分子膜14。該導電高分子膜14覆蓋間隙13的整個底面131。該導電高分子膜14與間隙13兩側的導電線路120直接接觸並電性連接,換言之,該間隙13兩側的導電線路120藉由該導電高分子膜14電性連接。In step S2, referring to FIG. 2, a conductive polymer film 14 is formed on the bottom surface 131 of the gap 13. The conductive polymer film 14 covers the entire bottom surface 131 of the gap 13. The conductive polymer film 14 is in direct contact with and electrically connected to the conductive lines 120 on both sides of the gap 13. In other words, the conductive lines 120 on both sides of the gap 13 are electrically connected through the conductive polymer film 14.

所述導電高分子膜14的材質可以為聚苯胺、聚吡咯、聚噻吩、苯胺的衍生物、吡咯衍生物或者噻吩衍生物的聚合物。如聚3,4-乙撐二氧噻吩或者聚2,5-二甲氧苯胺等。The material of the conductive polymer film 14 may be polyaniline, polypyrrole, polythiophene, a derivative of aniline, a pyrrole derivative, or a polymer of a thiophene derivative. Such as poly 3,4-ethylene dioxythiophene or poly 2,5-dimethoxyaniline.

所述導電高分子膜14的厚度小於導電線路層12的厚度。優選的,所述導電高分子膜14的厚度為1~1000nm。The thickness of the conductive polymer film 14 is smaller than the thickness of the conductive circuit layer 12. Preferably, the thickness of the conductive polymer film 14 is 1 to 1000 nm.

所述導電高分子膜14的形成步驟包括:The step of forming the conductive polymer film 14 includes:

步驟S21,在基材11的表面形成一層緻密的MnO 2(二氧化錳)膜(圖未示)。 In step S21, a dense MnO 2 (manganese dioxide) film (not shown) is formed on the surface of the substrate 11.

具體的,使用含有高錳酸根(MnO 4-)的氧化性溶液對間隙13內裸露的基材11進行氧化,以在基材11的表面形成所述MnO 2膜。 Specifically, the bare substrate 11 in the gap 13 is oxidized by using an oxidizing solution containing permanganate (MnO 4- ) to form the MnO 2 film on the surface of the substrate 11.

所述含有高錳酸根的氧化性溶液可以為高錳酸鹽與硼酸(HBO 3)的混合物。其中,該高錳酸鹽可以為高錳酸鉀(KMn 4)、高錳酸鈉(NaMn 4)、高錳酸鋰(LiMn 4)等可溶性高錳酸鹽。可以理解的,所述硼酸可以用鹽酸、硝酸等代替。 The oxidizing solution containing permanganate may be a mixture of permanganate and boric acid (HBO 3 ). Wherein the permanganate is potassium permanganate may be (KMn 4), sodium permanganate (NaMn 4), a high lithium manganate (LiMn 4) and other soluble permanganate. It can be understood that the boric acid may be replaced with hydrochloric acid, nitric acid, or the like.

所述含有高錳酸根的氧化性溶液對間隙13內裸露的基材11進行氧化的反應機理為:3(CH)+5 MnO 4-+5H +→3CO 2+5MnO 2+4HO 2。其中,(CH)來自基材11。 The reaction mechanism of the permanganate-containing oxidizing solution for oxidizing the bare substrate 11 in the gap 13 is: 3 (CH) +5 MnO 4- + 5H + → 3CO 2 + 5MnO 2 + 4HO 2 . Among them, (CH) is derived from the substrate 11.

步驟S22,提供導電性高分子單體及酸性溶液的混合液,將該混合液塗敷在所述MnO 2膜的表面。在二氧化錳的催化作用下,該導電性高分子單體發生聚合,從而在基材11的表面形成導電高分子膜14。 In step S22, a mixed liquid of a conductive polymer monomer and an acid solution is provided, and the mixed liquid is coated on the surface of the MnO 2 film. Under the catalysis of manganese dioxide, the conductive polymer monomer is polymerized to form a conductive polymer film 14 on the surface of the substrate 11.

所述導電性高分子單體為聚合後形成的高分子具有導電性的單體。導電性高分子單體通常為液體。所述導電性高分子單體具體可以為苯胺、吡咯或噻吩等,也可以為苯胺的衍生物、吡咯衍生物或者噻吩衍生物等,如3,4-二氧乙撐噻吩、2,5-二甲氧苯胺等。優選為3,4-二氧乙撐噻吩。The conductive polymer monomer is a polymer having a conductive monomer formed after polymerization. The conductive polymer monomer is usually a liquid. The conductive polymer monomer may specifically be aniline, pyrrole or thiophene, etc., or an aniline derivative, pyrrole derivative, or thiophene derivative, such as 3,4-dioxyethylenethiophene, 2,5- Dimethoxyaniline and so on. Preferred is 3,4-dioxyethylenethiophene.

所述酸性溶液可以為硫酸、硝酸、鹽酸等常規使用的酸性溶液。The acidic solution may be a conventionally used acidic solution such as sulfuric acid, nitric acid, and hydrochloric acid.

可以理解的,還可以藉由噴塗、印刷或化學沉積導電高分子材料的方法在基材11的表面形成所述導電高分子膜14。該導電高分子材料可以為聚苯胺、聚吡咯、聚噻吩、苯胺的衍生物、吡咯衍生物或者噻吩衍生物的聚合物。如聚3,4-乙撐二氧噻吩或者聚2,5-二甲氧苯胺等。It can be understood that the conductive polymer film 14 can also be formed on the surface of the substrate 11 by spraying, printing or chemically depositing the conductive polymer material. The conductive polymer material may be a polymer of polyaniline, polypyrrole, polythiophene, a derivative of aniline, a pyrrole derivative, or a thiophene derivative. Such as poly 3,4-ethylene dioxythiophene or poly 2,5-dimethoxyaniline.

步驟S3,請進一步參閱圖3,在所述導電線路層12及導電高分子膜14的表面形成光阻層15。該光阻層15結合在導電線路層12及導電高分子膜14的遠離基材11的表面並充在所述間隙13內。Step S3, referring to FIG. 3, a photoresist layer 15 is formed on the surfaces of the conductive circuit layer 12 and the conductive polymer film 14. The photoresist layer 15 is bonded to the surface of the conductive circuit layer 12 and the conductive polymer film 14 away from the substrate 11 and fills the gap 13.

所述光阻層15的材質為感光性幹膜或感光油墨。The material of the photoresist layer 15 is a photosensitive dry film or a photosensitive ink.

步驟S4,請進一步參閱圖4,曝光顯影,以在所述光阻層15上形成至少一電鍍槽151。Step S4, referring to FIG. 4 further, exposure and development are performed to form at least one electroplating tank 151 on the photoresist layer 15.

該電鍍槽151為台階型凹槽。該電鍍槽151包括第一電鍍凹部1511及第二電鍍凹部1512。該第一電鍍凹部1511的底面為導電線路層12的遠離基材11的表面。該第二電鍍凹部1512的底面為導電高分子膜14的遠離基材11的表面,該第二電鍍凹部1512的其中一側面與間隙13的鄰近該第一電鍍凹部1511的側面132重合,該第二電鍍凹部1512的另一側面位於間隙13兩個相對的側面132之間。The plating tank 151 is a stepped groove. The plating tank 151 includes a first plating recessed portion 1511 and a second plating recessed portion 1512. The bottom surface of the first plated concave portion 1511 is a surface of the conductive circuit layer 12 away from the substrate 11. The bottom surface of the second plated concave portion 1512 is a surface of the conductive polymer film 14 far from the substrate 11. One side surface of the second plated concave portion 1512 coincides with the side surface 132 of the gap 13 adjacent to the first plated concave portion 1511. The other side surface of the two electroplated concave portions 1512 is located between two opposite side surfaces 132 of the gap 13.

步驟S5,請進一步參閱圖5,在所述電鍍槽151內電鍍金屬保護層16,此時,導電高分子膜14用於將電鍍時所需要的電流傳入電路板中。In step S5, please refer to FIG. 5 further, a metal protective layer 16 is plated in the electroplating tank 151. At this time, the conductive polymer film 14 is used to pass a current required during the plating into the circuit board.

該金屬保護層16大致為L型。該金屬保護層16包括結合在第一電鍍凹部1511的底面的第一部分161及形成在所述第二電鍍凹部1512內的第二部分162。該第二部分162與所述導電高分子膜14相接觸。The metal protective layer 16 is substantially L-shaped. The metal protective layer 16 includes a first portion 161 bonded to a bottom surface of the first plated recessed portion 1511 and a second portion 162 formed in the second plated recessed portion 1512. The second portion 162 is in contact with the conductive polymer film 14.

所述金屬保護層16的第二部分162的厚度小於或等於所述第二電鍍凹部1512的寬度的二分之一。The thickness of the second portion 162 of the metal protective layer 16 is less than or equal to one-half of the width of the second plated concave portion 1512.

所述金屬保護層16的材質可以為常規應用於電路板的金、鎳等金屬。所述金屬保護層16的材質可以為常規應用於電路板的鎳金合金等金屬合金。The material of the metal protective layer 16 may be metal such as gold and nickel that are conventionally applied to circuit boards. The material of the metal protective layer 16 may be a metal alloy such as a nickel-gold alloy that is conventionally applied to a circuit board.

步驟S6,請進一步參閱圖6,移除所述光阻層15,以使被光阻層15所覆蓋的導電線路層12的表面、導電高分子膜14的表面及金屬保護層16的表面裸露。Step S6, referring to FIG. 6 further, removing the photoresist layer 15 so that the surface of the conductive circuit layer 12 covered by the photoresist layer 15, the surface of the conductive polymer film 14, and the surface of the metal protective layer 16 are exposed. .

所述移除光阻層15的方法為常規應用於電路板移除光阻層的方法。The method for removing the photoresist layer 15 is a method conventionally applied to a circuit board for removing the photoresist layer.

步驟S7,請進一步參閱圖7,移除所述導電高分子膜14,使被導電高分子膜14所覆蓋的基材11的表面、導電線路層12的間隙13的側面及金屬保護層16的表面裸露,製得電路板100。Step S7, please refer to FIG. 7 further, remove the conductive polymer film 14 so that the surface of the substrate 11 covered by the conductive polymer film 14, the side surface of the gap 13 of the conductive circuit layer 12, and the metal protective layer 16 The surface is exposed, and a circuit board 100 is manufactured.

由於所述導電高分子膜14最終被去除,因此,該第二部分162的鄰近基材11的端部與基材11之間具有一定的距離。該距離優選為1~1000nm。Since the conductive polymer film 14 is finally removed, there is a certain distance between the end of the second portion 162 adjacent to the substrate 11 and the substrate 11. The distance is preferably 1 to 1000 nm.

所述移除導電高分子膜14的方法為常規應用於電路板的表面去汙的方法。The method for removing the conductive polymer film 14 is a conventional method for decontaminating the surface of a circuit board.

在形成導電高分子膜14之前,在基材11的表面形成有二氧化錳膜時,在去除導電高分子膜14時,該二氧化錳膜也同時被去除。When a manganese dioxide film is formed on the surface of the substrate 11 before the conductive polymer film 14 is formed, when the conductive polymer film 14 is removed, the manganese dioxide film is also removed at the same time.

可以理解的,在移除所述導電高分子膜14及二氧化錳膜後,還可以繼續在所述導電線路層12上進行增層,並重複所述步驟S1~S7,以製得更多層的電路板。It can be understood that after the conductive polymer film 14 and the manganese dioxide film are removed, the layer can be further increased on the conductive circuit layer 12 and the steps S1 to S7 are repeated to make more Layer of circuit board.

一種電路板100,其用於電腦、手機、智慧手錶、電子閱讀器等電子裝置(圖未示)中。該電路板100包括基材11及結合於該基材11的相背兩表面的兩個導電線路層12。每一導電線路層12主要由導電線路120形成,每一導電線路層12的導電線路120之間具有至少一間隙13。該間隙13具有一底面131及與該底面131連接的至少兩個側面132。該底面131為基材11的表面。A circuit board 100 is used in electronic devices (not shown) such as computers, mobile phones, smart watches, and electronic readers. The circuit board 100 includes a substrate 11 and two conductive circuit layers 12 coupled to opposite surfaces of the substrate 11. Each conductive circuit layer 12 is mainly formed by a conductive circuit 120, and there is at least one gap 13 between the conductive circuits 120 of each conductive circuit layer 12. The gap 13 has a bottom surface 131 and at least two side surfaces 132 connected to the bottom surface 131. The bottom surface 131 is a surface of the base material 11.

所述電路板100還包括至少一金屬保護層16。該金屬保護層16大致為L型。該金屬保護層16包括第一部分161及由該第一部分161延伸形成的第二部分162。該第一部分161結合在所述導電線路層12的遠離基材11的表面上,該第二部分162結合在所述間隙13的鄰近所述第一部分161的側面132上。該第二部分162的鄰近基材11的端部與基材11之間具有一定的距離。該距離優選為1~1000nm。The circuit board 100 further includes at least one metal protective layer 16. The metal protective layer 16 is substantially L-shaped. The metal protection layer 16 includes a first portion 161 and a second portion 162 extending from the first portion 161. The first portion 161 is bonded to a surface of the conductive circuit layer 12 remote from the substrate 11, and the second portion 162 is bonded to a side surface 132 of the gap 13 adjacent to the first portion 161. There is a certain distance between the end of the second portion 162 adjacent to the substrate 11 and the substrate 11. The distance is preferably 1 to 1000 nm.

所述電路板100中不包含電鍍引線,可以有效的節約電路板100的空間,提高電路板100的空間利用率。The circuit board 100 does not include plating leads, which can effectively save the space of the circuit board 100 and improve the space utilization rate of the circuit board 100.

可以理解的,所述電路板100可以為柔性電路板、高密度互聯電路板(HDI)、剛撓結合板(Rigid-Flex)或IC載板。It can be understood that the circuit board 100 may be a flexible circuit board, a high-density interconnection circuit board (HDI), a rigid-flex board (Rigid-Flex), or an IC carrier board.

本發明的無導線表面電鍍方法藉由在導電線路層12的藉由間隙13裸露的基材11上形成導電高分子膜14,利用該導電高分子膜14實現電鍍導通,在電鍍形成金屬保護層16之後再將該導電高分子膜14移除。相較於常規的使用電鍍引線實現電鍍導通時所需要的對電鍍引線進行衝切的製程及電鍍引線最終保留在電路板上,本發明的導電高分子膜14不需要衝切製程而簡化製作流程,且導電高分子膜14最終會從電路板上移除而提高電路板的空間利用率。此外,相較於使用電鍍引線實現電路導通,本發明的導電高分子膜14不需要使用製作電鍍引線的金屬材料而節約成本。In the non-lead surface plating method of the present invention, a conductive polymer film 14 is formed on the substrate 11 of the conductive circuit layer 12 exposed through the gap 13, and the conductive polymer film 14 is used to achieve electroplating conduction, and a metal protective layer is formed by electroplating. After 16, the conductive polymer film 14 is removed. Compared with the conventional process of punching the electroplated lead when the electroplated lead is used to achieve electroplating continuity, and the electroplated lead is finally retained on the circuit board, the conductive polymer film 14 of the present invention does not require the punching process and simplifies the manufacturing process. The conductive polymer film 14 will eventually be removed from the circuit board to improve the space utilization of the circuit board. In addition, compared with the use of electroplated leads to achieve circuit conduction, the conductive polymer film 14 of the present invention does not require the use of a metal material for making electroplated leads and saves costs.

另外,對於本領域的普通技術人員來說,可以根據本發明的技術構思做出其它各種相應的改變與變形,而所有這些改變與變形都應屬於本發明申請專利範圍的保護範圍。In addition, for a person of ordinary skill in the art, various other corresponding changes and deformations can be made according to the technical concept of the present invention, and all these changes and deformations should fall within the protection scope of the patent application scope of the present invention.

電路板:100Circuit board: 100

初始電路板:10Initial circuit board: 10

基材:11Substrate: 11

導電線路層:12Conductive circuit layer: 12

導電線路:120Conductive line: 120

第一層:121First floor: 121

第二層:122Second floor: 122

間隙:13Clearance: 13

底面:131Underside: 131

側面:132Side: 132

導電高分子膜:14Conductive polymer film: 14

光阻層:15Photoresist layer: 15

電鍍槽:151Plating tank: 151

第一電鍍凹部:1511First plating recess: 1511

第二電鍍凹部:1512Second plating recess: 1512

金屬保護層:16Metal protective layer: 16

第一部分:161Part I: 161

第二部分:162Part II: 162

no

Claims (10)

一種無導線表面電鍍方法,其包括如下步驟:
步驟S1:提供一初始電路板,該初始電路板包括基材及結合於該基材相背兩表面的兩個導電線路層,該初始電路板上具有導通孔,所述兩個導電線路層藉由該導通孔電連接,每一導電線路層主要由導電線路形成,每一導電線路層的導電線路之間具有至少一間隙,該間隙的底面為所述基材的表面;
步驟S2:在所述間隙的底面上形成導電高分子膜,該間隙兩側的導電線路藉由該導電高分子膜電性連接;
步驟S3:在所述導電線路層及導電高分子膜的遠離所述基材表面形成光阻層;
步驟S4:在所述光阻層上形成至少一電鍍槽;
步驟S5:在所述電鍍槽內電鍍金屬保護層;
步驟S6:移除所述光阻層,使被光阻層所覆蓋的導電線路層的表面、導電高分子膜的表面及金屬保護層的表面裸露;
步驟S7:移除所述導電高分子膜,使被導電高分子膜所覆蓋的基材的表面、導電線路層的間隙的側面及金屬保護層的表面裸露。
A wireless surface plating method includes the following steps:
Step S1: An initial circuit board is provided. The initial circuit board includes a substrate and two conductive circuit layers bonded to opposite surfaces of the substrate. The initial circuit board has a via hole, and the two conductive circuit layers are borrowed. Electrically connected by the vias, each conductive circuit layer is mainly formed of conductive circuits, and at least one gap is formed between the conductive circuits of each conductive circuit layer, and the bottom surface of the gap is the surface of the substrate;
Step S2: forming a conductive polymer film on the bottom surface of the gap, and the conductive lines on both sides of the gap are electrically connected by the conductive polymer film;
Step S3: forming a photoresist layer on the surface of the conductive circuit layer and the conductive polymer film far from the substrate;
Step S4: forming at least one plating bath on the photoresist layer;
Step S5: plating a metal protective layer in the plating tank;
Step S6: removing the photoresist layer to expose the surface of the conductive circuit layer covered by the photoresist layer, the surface of the conductive polymer film, and the surface of the metal protective layer;
Step S7: The conductive polymer film is removed, so that the surface of the substrate covered by the conductive polymer film, the sides of the gaps of the conductive circuit layer, and the surface of the metal protective layer are exposed.
如申請專利範圍第1項所述的無導線表面電鍍方法,其中,所述導電高分子膜覆蓋間隙的整個底面,且該導電高分子膜與間隙兩側的導電線路直接接觸並電性連接,所述導電高分子膜的厚度為1~1000nm。According to the leadless surface electroplating method according to item 1 of the scope of patent application, wherein the conductive polymer film covers the entire bottom surface of the gap, and the conductive polymer film is in direct contact with and electrically connected to conductive lines on both sides of the gap, The conductive polymer film has a thickness of 1 to 1000 nm. 如申請專利範圍第1項所述的無導線表面電鍍方法,其中,所述導電高分子膜的材質為聚苯胺、聚吡咯、聚噻吩、苯胺的衍生物、吡咯衍生物或者噻吩衍生物的聚合物。The non-wire surface plating method according to item 1 of the scope of patent application, wherein the material of the conductive polymer film is polyaniline, polypyrrole, polythiophene, aniline derivative, pyrrole derivative, or polymerization of thiophene derivative Thing. 如申請專利範圍第1項所述的無導線表面電鍍方法,其中,所述步驟S2包括以下步驟:
步驟S21:使用含有高錳酸根的氧化性溶液對間隙內裸露的基材進行氧化,以在基材的表面形成二氧化錳膜;
步驟S22:提供導電性高分子單體及酸性溶液的混合液,將該混合液塗敷在所述二氧化錳膜的表面,在二氧化錳的催化作用下,該導電性高分子單體發生聚合,而在基材的表面形成導電高分子膜,所述導電性高分子單體為苯胺、吡咯、噻吩、苯胺的衍生物、吡咯衍生物或者噻吩衍生物。
The method for electroplating a surface without a lead as described in item 1 of the scope of patent application, wherein step S2 includes the following steps:
Step S21: oxidize the bare substrate in the gap with an oxidizing solution containing permanganate to form a manganese dioxide film on the surface of the substrate;
Step S22: Provide a mixed solution of the conductive polymer monomer and the acidic solution, and apply the mixed solution on the surface of the manganese dioxide film. Under the catalysis of manganese dioxide, the conductive polymer monomer is generated. Polymerize to form a conductive polymer film on the surface of the substrate. The conductive polymer monomer is aniline, pyrrole, thiophene, an derivative of aniline, a pyrrole derivative, or a thiophene derivative.
如申請專利範圍第1項所述的無導線表面電鍍方法,其中,所述形成導電高分子膜的方法為在基材的表面噴塗、印刷或化學沉積導電高分子材料。The method for electroplating the surface of a leadless wire according to item 1 of the scope of patent application, wherein the method for forming a conductive polymer film is spraying, printing, or chemically depositing a conductive polymer material on the surface of a substrate. 如申請專利範圍第1項所述的無導線表面電鍍方法,其中,所述光阻層為感光性幹膜或感光油墨。The method for electroplating the surface of a leadless wire according to item 1 of the scope of the patent application, wherein the photoresist layer is a photosensitive dry film or a photosensitive ink. 如申請專利範圍第1項所述的無導線表面電鍍方法,其中,利用電路板表面去汙的方法移除所述導電高分子膜。The method for electroplating the surface of a non-conductor wire according to item 1 of the scope of patent application, wherein the conductive polymer film is removed by a method of decontaminating the surface of the circuit board. 如申請專利範圍第1項所述的無導線表面電鍍方法,其中,所述電鍍槽為台階型凹槽,該電鍍槽包括第一電鍍凹部及第二電鍍凹部,該第一電鍍凹部的底面為導電線路層的遠離基材的表面,該第二電鍍凹部的底面為導電高分子膜的遠離基材的表面,所述金屬保護層的厚度小於或等於所述第二電鍍凹部的寬度的二分之一。According to the lead-free surface electroplating method according to item 1 of the scope of patent application, wherein the electroplating tank is a stepped groove, the electroplating tank includes a first electroplated concave portion and a second electroplated concave portion, and a bottom surface of the first electroplated concave portion is The surface of the conductive circuit layer away from the substrate, the bottom surface of the second plated concave portion is the surface of the conductive polymer film away from the substrate, and the thickness of the metal protective layer is less than or equal to half of the width of the second plated concave portion. one. 如申請專利範圍第8項所述的無導線表面電鍍方法,其中,所述金屬保護層為L型,該金屬保護層包括結合在第一電鍍凹部的底面的第一部分及形成在所述第二電鍍凹部內的第二部分。The method for electroplating a surface without wires according to item 8 of the scope of patent application, wherein the metal protective layer is L-shaped, and the metal protective layer includes a first portion bonded to a bottom surface of the first electroplated recessed portion and formed on the second The second part in the plating recess. 一種電路板,其包括基材及結合於該基材的相背兩表面的兩個導電線路層,每一導電線路層主要由導電線路形成,每一導電線路層的導電線路之間具有至少一間隙,該間隙具有一底面及與該底面連接的至少兩個側面,該底面為基材的表面,該電路板還包括至少一金屬保護層,其改良在於,該金屬保護層包括一第一部分及由該第一部分延伸形成的第二部分,該第一部分結合在所述導電線路層的遠離基材的表面上,該第二部分結合在所述間隙的鄰近該第一部分的側面上,該第二部分的鄰近基材的端部與基材之間具有一定的距離。
A circuit board includes a substrate and two conductive circuit layers bonded to opposite surfaces of the substrate. Each conductive circuit layer is mainly formed of conductive circuits. There is at least one between the conductive circuits of each conductive circuit layer. A gap, the gap having a bottom surface and at least two side surfaces connected to the bottom surface, the bottom surface being the surface of the substrate, the circuit board further including at least one metal protective layer, which is improved in that the metal protective layer includes a first portion and A second portion extending from the first portion, the first portion being bonded to a surface of the conductive circuit layer remote from the substrate, the second portion being bonded to a side of the gap adjacent to the first portion, the second portion There is a certain distance between the end of a portion of the adjacent substrate and the substrate.
TW105133172A 2016-09-08 2016-10-14 Method for surface plating without conducting wire and circuit board making by the same TWI626867B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610808990.0A CN107809852A (en) 2016-09-08 2016-09-08 Without conductive line surfaces electro-plating method and circuit board obtained by this method
??201610808990.0 2016-09-08

Publications (2)

Publication Number Publication Date
TW201815243A TW201815243A (en) 2018-04-16
TWI626867B true TWI626867B (en) 2018-06-11

Family

ID=61575971

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105133172A TWI626867B (en) 2016-09-08 2016-10-14 Method for surface plating without conducting wire and circuit board making by the same

Country Status (2)

Country Link
CN (1) CN107809852A (en)
TW (1) TWI626867B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030015342A1 (en) * 2000-02-25 2003-01-23 Hajime Sakamoto Multilayer printed wiring board and method for producing multilayer printed wiring board
US20040201096A1 (en) * 2003-03-31 2004-10-14 Tomoo Iijima Wiring circuit board, manufacturing method for the wiring circuit board, and circuit module
US20060076671A1 (en) * 2002-02-06 2006-04-13 Ibiden Co., Ltd. Semiconductor chip mounting wiring board, manufacturing method for same, and semiconductor module
US20070209831A1 (en) * 2000-09-25 2007-09-13 Ibiden Co., Ltd. Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board
US20090188703A1 (en) * 2008-01-25 2009-07-30 Ibiden Co., Ltd. Multilayer wiring board and method of manufacturing the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100576971C (en) * 2007-06-22 2009-12-30 健鼎科技股份有限公司 The non-conductor electroplating method of independent soldering pad
KR101126767B1 (en) * 2007-10-26 2012-03-29 삼성테크윈 주식회사 Method for Manufacturing Printed Circuit Board And Printed Circuit Board Manufactured by the Method
TW201005840A (en) * 2008-07-16 2010-02-01 Kinsus Interconnect Tech Corp Electroplating process of transferring current from solder ball surface without wire
CN104349588A (en) * 2013-08-02 2015-02-11 宏启胜精密电子(秦皇岛)有限公司 Circuit board and manufacture method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030015342A1 (en) * 2000-02-25 2003-01-23 Hajime Sakamoto Multilayer printed wiring board and method for producing multilayer printed wiring board
US20070209831A1 (en) * 2000-09-25 2007-09-13 Ibiden Co., Ltd. Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board
US20060076671A1 (en) * 2002-02-06 2006-04-13 Ibiden Co., Ltd. Semiconductor chip mounting wiring board, manufacturing method for same, and semiconductor module
US20040201096A1 (en) * 2003-03-31 2004-10-14 Tomoo Iijima Wiring circuit board, manufacturing method for the wiring circuit board, and circuit module
US20090188703A1 (en) * 2008-01-25 2009-07-30 Ibiden Co., Ltd. Multilayer wiring board and method of manufacturing the same

Also Published As

Publication number Publication date
CN107809852A (en) 2018-03-16
TW201815243A (en) 2018-04-16

Similar Documents

Publication Publication Date Title
US9265161B2 (en) Method of manufacturing an embedded printed circuit board
WO2006046510A1 (en) Multilayer printed wiring board and method for manufacturing multilayer printed wiring board
JP2008047655A (en) Wiring substrate and its manufacturing method
US20180310417A1 (en) Circuit board structure and method for forming the same
TWI678136B (en) Circuit board and method for manufacturing the same
JP6282425B2 (en) Wiring board manufacturing method
JP3982496B2 (en) Manufacturing method of solid electrolytic capacitor
TWI538572B (en) Circuit board and method for manufacturing same
US20100270067A1 (en) Printed circuit board and method of manufacturing the same
CN103906370A (en) Chip packaging structure, circuit board having embedded component and manufacturing method thereof
CN103906360A (en) Flexible circuit board and manufacturing method thereof
CN102111964B (en) Method for manufacturing circuit board
TWI626867B (en) Method for surface plating without conducting wire and circuit board making by the same
CN107920427B (en) Preparation method of metal connection structure of circuit board and printed circuit board
JP3075484B2 (en) Manufacturing method of printed wiring board
JP5432800B2 (en) Wiring board manufacturing method
JP2012074487A (en) Method of manufacturing semiconductor package
JP2000091048A (en) Continuity auxiliary material and manufacture thereof
TWI420992B (en) Method for manufacturing printed circuit board
KR102141102B1 (en) Method for manufacturing semiconductor package substrate and semiconductor package substrate manufactured using the same
JP5942514B2 (en) Semiconductor package manufacturing method and semiconductor package
TW518924B (en) Multi-layer printed wiring board and manufacturing method therefor
CN110517960B (en) Method for manufacturing high-strength bump of COF substrate
JP2005332830A (en) Method for manufacturing connecting unit
JP3037603B2 (en) Printed circuit board for semiconductor package