TWI593132B - Method of manufacturing photoelectric device - Google Patents

Method of manufacturing photoelectric device Download PDF

Info

Publication number
TWI593132B
TWI593132B TW103111172A TW103111172A TWI593132B TW I593132 B TWI593132 B TW I593132B TW 103111172 A TW103111172 A TW 103111172A TW 103111172 A TW103111172 A TW 103111172A TW I593132 B TWI593132 B TW I593132B
Authority
TW
Taiwan
Prior art keywords
semiconductor layer
electrode
conductive semiconductor
metal paste
metal
Prior art date
Application number
TW103111172A
Other languages
Chinese (zh)
Other versions
TW201434172A (en
Inventor
秦玉玲
周理評
楊宇智
楊於錚
陳緯守
郭政達
Original Assignee
晶元光電股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 晶元光電股份有限公司 filed Critical 晶元光電股份有限公司
Priority to TW103111172A priority Critical patent/TWI593132B/en
Publication of TW201434172A publication Critical patent/TW201434172A/en
Application granted granted Critical
Publication of TWI593132B publication Critical patent/TWI593132B/en

Links

Landscapes

  • Photovoltaic Devices (AREA)

Description

光電元件製造方法 Photoelectric element manufacturing method

本發明揭示一種光電元件之製造方法,特別是關於一種光電元件之電極製造方法。 The invention discloses a method for manufacturing a photovoltaic element, in particular to a method for manufacturing an electrode of a photovoltaic element.

隨著半導體材料日漸廣泛地應用於發光二極體(Light-emitting Diode,LED)、雷射二極體(Laser Diode,LD)與太陽能電池(Photovoltaic Cell)等光電元件(Photoelectric Device)上,為了降低生產成本,簡化現今製程步驟以提高生產效率已成為相關業界亟欲解決的問題之一。 As semiconductor materials are increasingly used in Photoelectric Devices such as Light-emitting Diodes (LEDs), Laser Diodes (LDs), and Photovoltaic Celles, Reducing production costs and simplifying today's process steps to increase production efficiency has become one of the issues that the industry is eager to solve.

第1A圖至第1G圖為習知之光電元件製造流程結構示意圖;如第1A圖所示,首先提供一基板10,其中基板10係為一導電基板;接著如第1B圖所示,形成一半導體疊層12於基板10上,其中此半導體疊層12由上而下至少包含一第一導電型半導體層120、一活性層122,以及一第二導電型半導體層124;再如第1C圖所示,利用蒸鍍技術於發光疊層12上形成一金屬層14;接著,如第1D圖所示,於金屬層14上形成一光阻(photoresist)16;隨後如第1E圖所示,利用光線透過光罩18使部分光阻16產生反應,僅留下一部份的光阻16’於金屬層14上;接著,如第1F圖所示,蝕刻未覆蓋光阻16之金屬層14,以形成一第一電極20;最後,再如第1G圖所示,移除光阻16,並且再利用蒸鍍於基板10下形成一第二電極22,以獲得一光電元件100。 1A to 1G are schematic views showing the structure of a conventional photovoltaic device manufacturing process; as shown in FIG. 1A, a substrate 10 is first provided, wherein the substrate 10 is a conductive substrate; and then, as shown in FIG. 1B, a semiconductor is formed. The laminate 12 is disposed on the substrate 10, wherein the semiconductor laminate 12 includes at least a first conductive semiconductor layer 120, an active layer 122, and a second conductive semiconductor layer 124 from top to bottom; A metal layer 14 is formed on the light-emitting layer 12 by an evaporation technique; then, as shown in FIG. 1D, a photoresist 16 is formed on the metal layer 14; subsequently, as shown in FIG. 1E, Light passes through the reticle 18 to cause a portion of the photoresist 16 to react, leaving only a portion of the photoresist 16' on the metal layer 14. Next, as shown in FIG. 1F, the metal layer 14 not covering the photoresist 16 is etched, To form a first electrode 20; finally, as shown in FIG. 1G, the photoresist 16 is removed, and a second electrode 22 is formed by vapor deposition on the substrate 10 to obtain a photovoltaic element 100.

由上述習知之光電元件製造方法可以得知,習知光電元件中電極大小與電極位置係藉由光罩18上光罩孔洞180之大小與位置來定義。然而,一般於上述利用蒸鍍技術形成金屬層之步驟僅能採用一種金屬材料,金屬材料之選擇亦受限於蒸鍍技術本身。不僅如此,形成金屬層後還需要進一步地利用曝光、顯影、蝕刻以及去光阻之技術以移除部分金屬層 以形成一電極,增加了光電元件製程工序與製造成本。 It is known from the above-described conventional method for manufacturing a photovoltaic element that the size and position of the electrode in the conventional photovoltaic element are defined by the size and position of the mask aperture 180 in the mask 18. However, generally, the above steps of forming a metal layer by an evaporation technique can only use one metal material, and the selection of the metal material is also limited by the evaporation technology itself. Moreover, after forming the metal layer, it is necessary to further utilize the techniques of exposure, development, etching, and photoresist removal to remove part of the metal layer. In order to form an electrode, the photovoltaic device manufacturing process and manufacturing cost are increased.

本發明之目的係提供一光電元件製造方法,包含利用印刷技術於一半導體疊層上形成一金屬膠,再提供一能量使此金屬膠形成一金屬電極之步驟,其中此金屬電極與半導體疊層形成歐姆接觸。 SUMMARY OF THE INVENTION The object of the present invention is to provide a method for fabricating a photovoltaic element comprising the steps of forming a metal paste on a semiconductor stack by a printing technique, and providing an energy to form the metal paste into a metal electrode, wherein the metal electrode and the semiconductor layer are laminated. An ohmic contact is formed.

本發明之另一目的在於利用印刷技術形成金屬電極,以減少光電元件之製造工序與成本。 Another object of the present invention is to form a metal electrode by a printing technique to reduce the manufacturing process and cost of the photovoltaic element.

本發明之再一目的在於利用印刷技術形成金屬電極,以增加金屬電極材料之選擇,藉此增加光電元件產品之多樣性。 Still another object of the present invention is to form a metal electrode using printing techniques to increase the choice of metal electrode material, thereby increasing the variety of photovoltaic element products.

底下藉由具體實施例配合所附的圖式詳加說明,當更容易瞭解本發明之目的、技術內容、特點及其所達成之功效。 The purpose, technical contents, features and effects achieved by the present invention will be more readily understood by the detailed description of the embodiments and the accompanying drawings.

10‧‧‧基板 10‧‧‧Substrate

12‧‧‧半導體疊層 12‧‧‧Semiconductor laminate

120‧‧‧第一導電型半導體層 120‧‧‧First Conductive Semiconductor Layer

122‧‧‧活性層 122‧‧‧Active layer

124‧‧‧第二導電型半導體層 124‧‧‧Second conductive semiconductor layer

14‧‧‧金屬層 14‧‧‧metal layer

16、16’‧‧‧光阻 16, 16'‧‧‧Light resistance

18‧‧‧光罩 18‧‧‧Photomask

180‧‧‧光罩孔洞 180‧‧‧Mask hole

20‧‧‧第一電極 20‧‧‧First electrode

22‧‧‧第二電極 22‧‧‧second electrode

100‧‧‧光電元件 100‧‧‧Optoelectronic components

24、44、70‧‧‧基板 24, 44, 70‧‧‧ substrates

26、46、72‧‧‧半導體疊層 26, 46, 72‧‧‧ semiconductor stack

260、460‧‧‧第一導電型半導體層 260, 460‧‧‧ first conductive semiconductor layer

262、462‧‧‧活性層 262, 462‧‧‧ active layer

264、464‧‧‧第二導電型半導體層 264, 464‧‧‧Second conductive semiconductor layer

28、34、38‧‧‧金屬膠 28, 34, 38‧‧‧metal glue

30、35、40、52‧‧‧能量 30, 35, 40, 52‧‧‧ energy

32、36、42‧‧‧電極 32, 36, 42‧‧‧ electrodes

200、300、400、500‧‧‧光電元件 200, 300, 400, 500‧‧‧ photoelectric components

48、74‧‧‧第一金屬膠 48, 74‧‧‧ first metal glue

50、78‧‧‧第二金屬膠 50, 78‧‧‧Second metal glue

54、76‧‧‧第一電極 54, 76‧‧‧ first electrode

56、80‧‧‧第二電極 56, 80‧‧‧ second electrode

60‧‧‧網版 60‧‧‧ Screen

62‧‧‧刮刀 62‧‧‧ scraper

602‧‧‧網孔 602‧‧‧ mesh

720‧‧‧第一n型半導體層 720‧‧‧First n-type semiconductor layer

722‧‧‧第一p型半導體層 722‧‧‧First p-type semiconductor layer

720’‧‧‧第二n型半導體層 720'‧‧‧second n-type semiconductor layer

722’‧‧‧第二p型半導體層 722'‧‧‧Second p-type semiconductor layer

724‧‧‧第一pn接面 724‧‧‧First pn junction

724’‧‧‧第二pn接面 724’‧‧‧Second pn junction

726‧‧‧穿隧接合結構 726‧‧‧ Tunneling joint structure

82‧‧‧能量 82‧‧‧Energy

84‧‧‧抗反射層 84‧‧‧Anti-reflective layer

第1A圖至第1G圖為習知之光電元件製造流程結構示意圖。 1A to 1G are schematic views showing the structure of a conventional photovoltaic element manufacturing process.

第2A圖至第2E圖為本發明一實施例製造流程結構示意圖。 2A to 2E are schematic views showing the structure of a manufacturing process according to an embodiment of the present invention.

第3圖為本發明實施例結構放大剖面圖。 Figure 3 is an enlarged cross-sectional view showing the structure of the embodiment of the present invention.

第4A圖至第4C圖為本發明另一實施例製造流程結構示意圖。 4A to 4C are schematic views showing the structure of a manufacturing process according to another embodiment of the present invention.

第5A圖至第5D圖為本發明又一實施例製造流程結構示意圖。 5A to 5D are schematic views showing the structure of a manufacturing process according to still another embodiment of the present invention.

第6A圖至第6F圖為本發明再一實施例製造流程結構示意圖。 6A to 6F are schematic views showing the structure of a manufacturing process according to still another embodiment of the present invention.

本發明揭示一種利用印刷技術於半導體疊層上形成一與半導體疊層形成歐姆接觸電極之技術;此外,本發明所揭示之技術可廣泛地應用於發光二極體(Light-emitting Diode,LED)、雷射二極體(Laser Diode,LD)以及太陽能電池(Photovoltaic Cell)等不同的光電元件之製造流程上;為了使本發明之敘述更加詳盡與完備,以下配合圖示加以說明。 The present invention discloses a technique for forming an ohmic contact electrode with a semiconductor stack on a semiconductor stack by using a printing technique; in addition, the disclosed technology can be widely applied to a light-emitting diode (LED). In the manufacturing process of different photoelectric elements such as a laser diode (LD) and a solar cell (Photovoltaic Cell), in order to make the description of the present invention more detailed and complete, the following description will be made with reference to the drawings.

第2A圖至第2E圖為本發明一實施例之製造流程結構示意圖。 2A to 2E are schematic views showing the structure of a manufacturing process according to an embodiment of the present invention.

如第2A圖所示,首先提供一基板24,並且於基板24 上形成一半導體疊層26,於本實施例中,半導體疊層26由上而下至少包含一第一導電型半導體層260、一活性層262以及一第二導電型半導體層264,其中半導體疊層26之材質可選自如氮化鎵(GaN)系列、磷化鋁鎵銦(AlGaInP)系列或砷化鎵(GaAs)系列之材料。 As shown in FIG. 2A, a substrate 24 is first provided, and on the substrate 24 A semiconductor layer 26 is formed on the semiconductor layer 26, and the semiconductor layer 26 includes at least a first conductive semiconductor layer 260, an active layer 262, and a second conductive semiconductor layer 264 from top to bottom. The material of layer 26 may be selected from materials such as gallium nitride (GaN) series, aluminum gallium indium phosphide (AlGaInP) series or gallium arsenide (GaAs) series.

再如第2B圖所示,利用印刷技術形成一金屬膠28於半導體疊層26上;於本實施例中,係採用網版印刷(screen print)技術,首先提供一網版60,利用一刮刀62將金屬膠28由網孔602印刷於半導體疊層26上,藉由控制網版60中網版厚度T以及網孔602之大小,來定義金屬膠28覆蓋半導體疊層26之面積以及金屬膠28之厚度。 Further, as shown in FIG. 2B, a metal paste 28 is formed on the semiconductor laminate 26 by a printing technique; in this embodiment, a screen print technique is employed, first providing a screen 60, using a doctor blade. 62, the metal glue 28 is printed on the semiconductor laminate 26 by the mesh 602. By controlling the thickness T of the screen and the size of the mesh 602 in the screen 60, the area of the metal paste 28 covering the semiconductor laminate 26 and the metal glue are defined. 28 thickness.

上述之金屬膠28中包含有金屬微粒與溶劑,其中金屬微粒之材質係選自金(Au)、銀(Ag)、銅(Cu)、鉬(Mo)、鎳(Ni)、鋅(Zn)、錫(Sn)、鋁(Al)、鈹(Be)、鍺(Ge)、鈀(Pd)、鈦(Ti)和鉑(Pt)及其合金所構成群組之至少一材質,且金屬微粒之大小係介於1nm至1000nm之間,較佳為小於100nm。此外,於一實施例中,金屬膠28中之溶劑係有機溶劑。 The metal glue 28 includes metal particles and a solvent, wherein the material of the metal particles is selected from the group consisting of gold (Au), silver (Ag), copper (Cu), molybdenum (Mo), nickel (Ni), and zinc (Zn). At least one material of a group consisting of tin (Sn), aluminum (Al), beryllium (Be), germanium (Ge), palladium (Pd), titanium (Ti), and platinum (Pt) and alloys thereof, and metal particles The size is between 1 nm and 1000 nm, preferably less than 100 nm. Further, in one embodiment, the solvent in the metal glue 28 is an organic solvent.

接著,如第2C圖所示,提供一能量30於金屬膠28上,於一實施例中,所提供的能量30係為一熱能,可提升金屬膠28的溫度,當溫度到達攝氏100度至1200度時,由於金屬膠28中有機溶劑之沸點較低,會率先蒸發離開金屬膠28,所殘留的金屬微粒會於高溫的環境中燒結形成一多孔隙之金屬塊,以形成一電極32。第3圖為本發明實施例30000倍放大之截面圖;如第3圖所示,金屬膠於高溫燒結後所形成之電極32與半導體疊層26緊密結合並與半導體疊26層形成歐姆接觸(Ohmic contact)。 Next, as shown in FIG. 2C, an energy 30 is provided on the metal glue 28. In one embodiment, the energy 30 is provided as a thermal energy to raise the temperature of the metal glue 28 when the temperature reaches 100 degrees Celsius. At 1200 °C, since the boiling point of the organic solvent in the metal glue 28 is low, the metal glue 28 is first evaporated and the residual metal particles are sintered in a high temperature environment to form a porous metal block to form an electrode 32. 3 is a cross-sectional view showing a 30000-fold enlargement of an embodiment of the present invention; as shown in FIG. 3, the electrode 32 formed by the metal paste after high-temperature sintering is tightly bonded to the semiconductor laminate 26 and is in ohmic contact with the semiconductor stack 26 ( Ohmic contact).

此外,若基板24係為矽(Silicon)、碳化矽(SiC)、氧化鋅(ZnO)、砷化鎵(GaAs)、磷化鎵(GaP)或鍺(Ge)等材質之導電基板,便可如第2D圖所示,再次利用印刷技術於基板24下形成另一金屬膠34;最後,如第2E圖所示,提供一能量35加熱金屬膠,以形成另一電極36;藉由上述製造步驟以獲得一光電元件200。 In addition, if the substrate 24 is a conductive substrate made of materials such as Silicon, SiC, ZnO, GaAs, GaP or Ge (Ge), As shown in FIG. 2D, another metal paste 34 is formed under the substrate 24 again by using a printing technique; finally, as shown in FIG. 2E, an energy 35 is supplied to heat the metal paste to form another electrode 36; The step of obtaining a photovoltaic element 200.

第4A圖至第4C圖為本發明另一實施例之結構示意圖,如第4A圖所示,若基板24係如藍寶石(sapphire)、玻璃、鑽石(diamond)等絕緣基板,可將第2C圖所示結構中之基板24以蝕刻、機械研磨或雷射剝除(Laser Lift-off)法移除;接著,如第4B圖所示,利用印刷技術於半導體疊層26原 先與基板24接觸之下表面形成另一金屬膠38;最後再如第4C圖所示,提供一能量40使金屬膠38形成另一電極42;藉此獲得另一光電元件300。 4A to 4C are schematic views showing the structure of another embodiment of the present invention. As shown in FIG. 4A, if the substrate 24 is an insulating substrate such as sapphire, glass, diamond, etc., the second C-figure can be used. The substrate 24 in the illustrated structure is removed by etching, mechanical polishing or laser lift-off; and, as shown in FIG. 4B, the semiconductor laminate 26 is printed using the printing technique. Another metal paste 38 is formed on the surface in contact with the substrate 24 first; finally, as shown in Fig. 4C, an energy 40 is provided to cause the metal paste 38 to form another electrode 42; thereby obtaining another photovoltaic element 300.

第5A圖至第5D圖為本發明又一實施例之製造流程結構示意圖。 5A to 5D are schematic views showing the structure of a manufacturing process according to still another embodiment of the present invention.

如第5A圖所示,提供一基板44,並且於基板44上形成一半導體疊層46,其中半導體疊層46由上而下至少包含一第一導電型半導體層460、一活性層462,以及一第二導電型半導體層464。此外,於本實施例中,上述基板44係為一絕緣基板。 As shown in FIG. 5A, a substrate 44 is provided, and a semiconductor stack 46 is formed on the substrate 44, wherein the semiconductor stack 46 includes at least a first conductive semiconductor layer 460, an active layer 462 from top to bottom, and A second conductive semiconductor layer 464. In addition, in the embodiment, the substrate 44 is an insulating substrate.

隨後,如第5B圖所示,利用微影蝕刻技術蝕刻部分半導體疊層46上表面,直至裸露部分第二導電型半導體層464為止;接著,再如第5C圖所示,利用印刷技術,分別形成一第一金屬膠48與一第二金屬膠50於第一導電型半導體層460上表面與第二導電型半導體層464裸露之表面。 Subsequently, as shown in FIG. 5B, the upper surface of the portion of the semiconductor stacked layer 46 is etched by the lithography etching technique until the second portion of the second conductive type semiconductor layer 464 is exposed; and then, as shown in FIG. 5C, using printing techniques, respectively A first metal paste 48 and a second metal paste 50 are formed on the upper surface of the first conductive type semiconductor layer 460 and the exposed surface of the second conductive type semiconductor layer 464.

最後,再如5D圖所示,提供一能量52以提高上述第一金屬膠48與第二金屬膠50之溫度,使第一金屬膠48與第二金屬膠50分別於高溫環境中燒結形成第一電極54與第二電極56,以形成一光電元件400。 Finally, as shown in FIG. 5D, an energy 52 is provided to increase the temperature of the first metal glue 48 and the second metal glue 50, so that the first metal glue 48 and the second metal glue 50 are respectively sintered in a high temperature environment. An electrode 54 and a second electrode 56 form a photovoltaic element 400.

第6A圖至第6F圖為本發明再一實施例製造流程示意圖,如第6A圖所示提供一材質為鍺(Ge)之基板70,於基板上形成一半導體疊層72,其中此半導體疊層72之材質包含一種或一種以上之物質選自鎵(Ga)、鋁(Al)、銦(In)、砷(As)、磷(P)、氮(N)以及矽(Si)所構成群組,諸如砷化鎵(GaAs)系列、磷化鋁鎵銦(AlGaInP)系列、氮化鎵(GaN)系列、磷化鎵銦(GaInP)系列、磷化銦(InP)、砷磷化銦鎵(InGaAsP)系列、砷化鋁鎵(AlGaAs)系列、砷化鋁鎵銦(AlGaInAs)系列、氮砷化銦鎵(InGaNAs)系列、氮化銦鎵(InGaN)系列或矽(Si)等材料,且此半導體疊層72包含至少一由第一導電型半導體層與第二導電型半導體層堆疊而成之pn接面,於本實施例中,半導體疊層72由上而下包含一第一n型半導體層720、第一p型半導體層722、第二n型半導體層720’以及第二p型半導體層722’堆疊而成,以形成第一pn接面724與第二pn接面724’,其中第一p型半導體層722與第二n型半導體層722’間更包含一穿隧接合結構(tunnel junction structure)726;接著,如第6B圖所示,利用印刷技術形成一金屬膠74於半導體疊層72上;於本實施例中,印刷技術係 採用網版印刷技術,首先提供一網版60,利用一刮刀62將第一金屬膠74由網孔602印刷於半導體疊層72上。 FIG. 6A to FIG. 6F are schematic diagrams showing a manufacturing process according to still another embodiment of the present invention. As shown in FIG. 6A, a substrate 70 made of germanium (Ge) is provided, and a semiconductor stack 72 is formed on the substrate, wherein the semiconductor stack is formed. The material of layer 72 comprises one or more substances selected from the group consisting of gallium (Ga), aluminum (Al), indium (In), arsenic (As), phosphorus (P), nitrogen (N), and cerium (Si). Groups, such as gallium arsenide (GaAs) series, aluminum gallium indium phosphide (AlGaInP) series, gallium nitride (GaN) series, gallium indium phosphide (GaInP) series, indium phosphide (InP), indium phosphide InGaAsP series, AlGaAs series, AlGaInAs series, InGaNAs series, InGaN series or Si (Si), The semiconductor stack 72 includes at least one pn junction formed by stacking the first conductive semiconductor layer and the second conductive semiconductor layer. In this embodiment, the semiconductor laminate 72 includes a first n from top to bottom. The semiconductor layer 720, the first p-type semiconductor layer 722, the second n-type semiconductor layer 720', and the second p-type semiconductor layer 722' are stacked to form a first pn junction 724 and a second pn junction 724. The first p-type semiconductor layer 722 and the second n-type semiconductor layer 722' further include a tunnel junction structure 726; then, as shown in FIG. 6B, a metal paste 74 is formed by using a printing technique. On the semiconductor stack 72; in this embodiment, the printing technology system Using screen printing techniques, a screen 60 is first provided, and a first metal paste 74 is printed from the mesh 602 onto the semiconductor stack 72 by a doctor blade 62.

隨後,如第6C圖所示,提供一能量82以提高上述第一金屬膠74之溫度,使第一金屬膠74於高溫環境中燒結形成第一電極76;最後再如第6D圖所示,再次利用印刷技術於基板70下形成第二金屬膠78,隨後,再如第6E圖所示,高溫燒結上述第二金屬膠78形成第二電極80,以獲得一光電元件500。 Subsequently, as shown in FIG. 6C, an energy 82 is provided to increase the temperature of the first metal paste 74, and the first metal paste 74 is sintered in a high temperature environment to form the first electrode 76; finally, as shown in FIG. 6D, The second metal paste 78 is again formed under the substrate 70 by a printing technique, and then, as shown in FIG. 6E, the second metal paste 78 is sintered at a high temperature to form the second electrode 80 to obtain a photovoltaic element 500.

此外,於本實施例中,如第6F所示,更包含形成一抗反射層84於半導體疊層72上之步驟,用以提高光線進入半導體疊層72之機率。 In addition, in the embodiment, as shown in FIG. 6F, the step of forming an anti-reflection layer 84 on the semiconductor laminate 72 is further included to increase the probability of light entering the semiconductor laminate 72.

如前所述,本發明所揭示之電極形成方法係利用印刷技術於半導體疊層上形成金屬膠,再提供一能量使金屬膠形成金屬電極;由於網版印刷技術能輕易地控制所印刷金屬膠之面積與厚度,藉此可以改善習知蒸鍍金屬層耗費時間之問題,並且同時簡化習知光電元件製造流程中利用微影蝕刻技術定義電極大小與位置之工序,有效地降低了光電元件之製造成本。 As described above, the electrode forming method disclosed in the present invention uses a printing technique to form a metal paste on a semiconductor laminate, and further provides an energy to form a metal electrode into the metal electrode; the screen printing technology can easily control the printed metal paste. The area and thickness can improve the time-consuming problem of the conventional vapor-deposited metal layer, and at the same time simplify the process of defining the electrode size and position by using the micro-etching technique in the conventional photovoltaic device manufacturing process, thereby effectively reducing the photoelectric element. manufacturing cost.

以上所述之實施例僅係為說明本發明之技術思想及特點,其目的在使熟習此項技藝之人士能夠瞭解本發明之內容並據以實施,當不能以之限定本發明之專利範圍,即大凡依本發明所揭示之精神所作之均等變化或修飾,仍應涵蓋在本發明之專利範圍內。 The embodiments described above are merely illustrative of the technical spirit and the features of the present invention, and the objects of the present invention can be understood by those skilled in the art, and the scope of the present invention cannot be limited thereto. That is, the equivalent variations or modifications made by the spirit of the present invention should still be included in the scope of the present invention.

44‧‧‧基板 44‧‧‧Substrate

46‧‧‧半導體疊層 46‧‧‧Semiconductor laminate

460‧‧‧第一導電型半導體層 460‧‧‧First Conductive Semiconductor Layer

462‧‧‧發光層 462‧‧‧Lighting layer

464‧‧‧第二導電型半導體層 464‧‧‧Second conductive semiconductor layer

54‧‧‧第一電極 54‧‧‧First electrode

56‧‧‧第二電極 56‧‧‧second electrode

400‧‧‧光電元件 400‧‧‧Optoelectronic components

Claims (10)

一種光電元件製造方法,其步驟包含:提供一半導體疊層,該半導體疊層包含一第一導電型半導體層、一活性層,以及一第二導電型半導體層,該半導體疊層材料包含氮化鎵(GaN)系列、磷化鋁鎵銦(AlGaInP)系列或砷化鎵(GaAs)系列之材料;提供一第一金屬膠於該第二導電型半導體層上;以及提供一能量,使該第一金屬膠形成一第一電極其中該第一電極與該第二導電型半導體層間形成電性連接,其中該第一金屬膠包含金屬微粒,且該金屬微粒之大小係介於1nm至100nm之間。 A method of fabricating a photovoltaic device, the method comprising: providing a semiconductor stack comprising a first conductive semiconductor layer, an active layer, and a second conductive semiconductor layer, the semiconductor laminate material comprising nitride a material of a gallium (GaN) series, an aluminum gallium indium phosphide (AlGaInP) series or a gallium arsenide (GaAs) series; providing a first metal paste on the second conductive semiconductor layer; and providing an energy to enable the first a metal paste forms a first electrode, wherein the first electrode and the second conductive semiconductor layer are electrically connected, wherein the first metal paste comprises metal particles, and the size of the metal particles is between 1 nm and 100 nm. . 如申請專利範圍第1項所述之光電元件製造方法,其步驟更包含:提供一第二金屬膠於該第一導電型半導體層之下;以及提供一能量,使該第二金屬膠形成一第二電極,其中該第二電極與該第一導電型半導體層形成電性連接。 The method of manufacturing a photovoltaic device according to claim 1, wherein the method further comprises: providing a second metal paste under the first conductive semiconductor layer; and providing an energy to form the second metal paste a second electrode, wherein the second electrode is electrically connected to the first conductive semiconductor layer. 如申請專利範圍第1項所述之光電元件製造方法,其步驟更包含:蝕刻部分該半導體疊層以露出該第一導電型半導體層;提供一第二金屬膠於該第一導電型半導體層上;以及提供一能量,使該第二金屬膠形成一第二電極,其中該第二電極與該第一導電型半導體層形成電性連接。 The method of manufacturing a photovoltaic device according to claim 1, the method further comprising: etching a portion of the semiconductor laminate to expose the first conductive semiconductor layer; and providing a second metal paste to the first conductive semiconductor layer And providing an energy to form the second metal paste to form a second electrode, wherein the second electrode is electrically connected to the first conductive semiconductor layer. 如申請專利範圍第3項所述之光電元件製造方法,其中該第二金屬膠包含金屬微粒與溶劑。 The method of manufacturing a photovoltaic element according to claim 3, wherein the second metal paste comprises metal particles and a solvent. 如申請專利範圍第1項所述之光電元件製造方法,其中該第一金屬膠係以印刷技術形成於該第二導電型半導體層上。 The method of manufacturing a photovoltaic element according to claim 1, wherein the first metal paste is formed on the second conductive semiconductor layer by a printing technique. 如申請專利範圍第1項所述之光電元件製造方法,其中該第一金屬膠包含金屬微粒與溶劑。 The method of manufacturing a photovoltaic element according to claim 1, wherein the first metal paste comprises metal particles and a solvent. 如申請專利範圍第1項所述之光電元件製造方法,其中該能量係為一熱能。 The method of manufacturing a photovoltaic element according to claim 1, wherein the energy is a thermal energy. 如申請專利範圍第1項所述之光電元件製造方法,更包含形成 一抗反射層於該半導體疊層上之步驟。 The method for manufacturing a photovoltaic element according to claim 1, further comprising forming An antireflective layer is applied to the semiconductor stack. 一種光電元件,其包含:一半導體疊層,該半導體疊層包含一第一導電型半導體層、一活性層,以及一第二導電型半導體層,該半導體疊層材料包含氮化鎵(GaN)系列、磷化鋁鎵銦(AlGaInP)系列或砷化鎵(GaAs)系列之材料;以及一第一電極,其中該第一電極與該第二導電型半導體層間形成電性連接,該第一電極包含複數孔隙。 A photovoltaic element comprising: a semiconductor stack comprising a first conductive semiconductor layer, an active layer, and a second conductive semiconductor layer comprising gallium nitride (GaN) a series of materials, an aluminum gallium indium phosphide (AlGaInP) series or a gallium arsenide (GaAs) series; and a first electrode, wherein the first electrode and the second conductive semiconductor layer are electrically connected, the first electrode Contains multiple pores. 如申請專利範圍第1項或第9項所述之光電元件,其係發光二極體、雷射二極體或太陽能電池。 The photovoltaic element according to claim 1 or 9, which is a light-emitting diode, a laser diode or a solar cell.
TW103111172A 2008-07-30 2008-07-30 Method of manufacturing photoelectric device TWI593132B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103111172A TWI593132B (en) 2008-07-30 2008-07-30 Method of manufacturing photoelectric device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103111172A TWI593132B (en) 2008-07-30 2008-07-30 Method of manufacturing photoelectric device

Publications (2)

Publication Number Publication Date
TW201434172A TW201434172A (en) 2014-09-01
TWI593132B true TWI593132B (en) 2017-07-21

Family

ID=51943020

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103111172A TWI593132B (en) 2008-07-30 2008-07-30 Method of manufacturing photoelectric device

Country Status (1)

Country Link
TW (1) TWI593132B (en)

Also Published As

Publication number Publication date
TW201434172A (en) 2014-09-01

Similar Documents

Publication Publication Date Title
JP5220916B2 (en) Light emitting device and manufacturing method thereof
JP4999696B2 (en) GaN-based compound semiconductor light emitting device and manufacturing method thereof
EP2919258B1 (en) Semiconductor light emitting element and method for manufacturing the same
JP4699258B2 (en) Flip chip light emitting diode and manufacturing method thereof
KR100609118B1 (en) Flip chip light emitting diode and method of manufactureing the same
US8889449B2 (en) Group III nitride semiconductor light-emitting element and method for producing the same
US20080113463A1 (en) Method of fabricating GaN device with laser
KR20100035846A (en) Light emitting device and method for fabricating the same
JP2009059969A (en) Semiconductor light-emitting element, light-emitting device, luminaire, display unit, and method for fabricating semiconductor light-emitting element
JP5363973B2 (en) Light emitting device including Zener diode and method for manufacturing the same
US20150311400A1 (en) Light-emitting device
KR20110120905A (en) Semiconductor light emitting diode and method of producing same
US20070090388A1 (en) Light emitting diode and fabricating method thereof
US8884157B2 (en) Method for manufacturing optoelectronic devices
TWI438923B (en) Method of manufacturing photoelectric device
KR20120030430A (en) Light emitting semiconductor device and method for manufacturing
CN105047788A (en) Thin-film structure light-emitting diode (LED) chip based on silver-based metal bonding and preparation method of thin-film structure LED chip
CN101626000B (en) Metal array basal plate, photoelectric element, light-emitting element and manufacturing method thereof
TWI593132B (en) Method of manufacturing photoelectric device
KR100751632B1 (en) Light emitting device
JP2009094108A (en) MANUFACTURING METHOD OF GaN-BASED LED DEVICE
JP2009059970A (en) Semiconductor light-emitting element and method for fabricating semiconductor light-emitting element
KR100564303B1 (en) Light emitting diode and fabrication method thereof
CN101645475B (en) Luminous element and manufacturing method thereof
CN113903762B (en) Deep ultraviolet array interconnection micro-LED and preparation method thereof