TWI578235B - 系統晶片及其功率控制方法以及多核心系統 - Google Patents

系統晶片及其功率控制方法以及多核心系統 Download PDF

Info

Publication number
TWI578235B
TWI578235B TW102102239A TW102102239A TWI578235B TW I578235 B TWI578235 B TW I578235B TW 102102239 A TW102102239 A TW 102102239A TW 102102239 A TW102102239 A TW 102102239A TW I578235 B TWI578235 B TW I578235B
Authority
TW
Taiwan
Prior art keywords
request signal
wake
interrupt request
time interval
output
Prior art date
Application number
TW102102239A
Other languages
English (en)
Chinese (zh)
Other versions
TW201331845A (zh
Inventor
李宰坤
金東根
金時永
許禎訓
Original Assignee
三星電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三星電子股份有限公司 filed Critical 三星電子股份有限公司
Publication of TW201331845A publication Critical patent/TW201331845A/zh
Application granted granted Critical
Publication of TWI578235B publication Critical patent/TWI578235B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5094—Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Bus Control (AREA)
  • Microcomputers (AREA)
  • Power Sources (AREA)
TW102102239A 2012-01-30 2013-01-21 系統晶片及其功率控制方法以及多核心系統 TWI578235B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020120008822A KR101841930B1 (ko) 2012-01-30 2012-01-30 인터럽트 스프레드 방법, 인터럽트 스프레드 장치 및 이를 구비하는 시스템 온-칩
US13/677,775 US9298251B2 (en) 2012-01-30 2012-11-15 Methods of spreading plurality of interrupts, interrupt request signal spreader circuits, and systems-on-chips having the same

Publications (2)

Publication Number Publication Date
TW201331845A TW201331845A (zh) 2013-08-01
TWI578235B true TWI578235B (zh) 2017-04-11

Family

ID=48871384

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102102239A TWI578235B (zh) 2012-01-30 2013-01-21 系統晶片及其功率控制方法以及多核心系統

Country Status (4)

Country Link
US (1) US9298251B2 (enExample)
JP (1) JP6161301B2 (enExample)
KR (1) KR101841930B1 (enExample)
TW (1) TWI578235B (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9547546B2 (en) * 2012-03-12 2017-01-17 Nxp Usa, Inc. Interrupt supervision system, processing system and method for interrupt supervision
US9697149B2 (en) * 2013-04-11 2017-07-04 Said Bshara Low latency interrupt with existence of interrupt moderation
US9622069B2 (en) * 2014-05-21 2017-04-11 Qualcomm Incorporated Systems and methods for multiple network access by mobile computing devices
US9183896B1 (en) * 2014-06-30 2015-11-10 International Business Machines Corporation Deep sleep wakeup of multi-bank memory
KR20160061726A (ko) * 2014-11-24 2016-06-01 삼성전자주식회사 인터럽트 핸들링 방법
KR102325453B1 (ko) * 2014-12-04 2021-11-11 삼성전자주식회사 반도체 장치의 동작 방법
US9900390B2 (en) 2015-05-21 2018-02-20 Nxp Usa, Inc. Method and apparatus for controlling wake events in a data processing system
JP6582592B2 (ja) * 2015-06-18 2019-10-02 コニカミノルタ株式会社 画像処理装置、電力制御方法及び電力制御プログラム
US10289188B2 (en) * 2016-06-21 2019-05-14 Intel Corporation Processor having concurrent core and fabric exit from a low power state
US20200112989A1 (en) * 2016-12-14 2020-04-09 Huawei Technologies Co., Ltd. Terminal Communication Method and Related Device
KR102805364B1 (ko) * 2017-01-13 2025-05-12 삼성전자주식회사 애플리케이션 프로세서 및 집적 회로
US11994925B2 (en) * 2020-04-10 2024-05-28 Marvell Asia Pte Ltd Power management and staggering transitioning from idle mode to operational mode
US20240092220A1 (en) * 2022-09-15 2024-03-21 GM Global Technology Operations LLC Key-off electrical load management for a vehicle

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5708814A (en) * 1995-11-21 1998-01-13 Microsoft Corporation Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events
US5765003A (en) * 1993-09-22 1998-06-09 Advanced Micro Devices, Inc. Interrupt controller optimized for power management in a computer system or subsystem
US20030105798A1 (en) * 2001-12-03 2003-06-05 Ted Kim Methods and apparatus for distributing interrupts
TW550908B (en) * 2002-05-21 2003-09-01 Rdc Semiconductor Co Ltd System and method for flexibly interrupting data processing
TW201040557A (en) * 2009-01-13 2010-11-16 Seiko Instr Inc Detection circuit and sensor device

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940001878B1 (ko) 1990-03-08 1994-03-10 가부시끼가이샤 히다찌세이사꾸쇼 멀티 프로세서시스템 및 인터럽션 제어장치
JP2625589B2 (ja) * 1991-04-22 1997-07-02 インターナショナル・ビジネス・マシーンズ・コーポレイション マルチプロセッサ・システム
US5918057A (en) 1997-03-20 1999-06-29 Industrial Technology Research Institute Method and apparatus for dispatching multiple interrupt requests simultaneously
JPH11149459A (ja) * 1997-11-17 1999-06-02 Nec Corp マルチプロセッサシステム
JP3981059B2 (ja) 2003-09-26 2007-09-26 京セラミタ株式会社 画像処理装置、その制御方法及びその制御プログラム
US7149831B2 (en) * 2004-09-27 2006-12-12 Hewlett-Packard Development Company, L.P. Batch processing of interrupts
US20060112208A1 (en) 2004-11-22 2006-05-25 International Business Machines Corporation Interrupt thresholding for SMT and multi processor systems
US20060136642A1 (en) 2004-12-21 2006-06-22 Ooi Ping C Interrupt distribution for multiprocessor system
TWI317468B (en) 2006-02-20 2009-11-21 Ite Tech Inc Method for controlling power consumption and multi-processor system using the same
JP2008176360A (ja) 2007-01-16 2008-07-31 Renesas Technology Corp マルチプロセッサシステム
US7991992B2 (en) 2007-03-13 2011-08-02 Intel Corporation Power reduction for system on chip
JP4659008B2 (ja) * 2007-09-13 2011-03-30 ルネサスエレクトロニクス株式会社 ホスト負荷調整機能付周辺回路
US7685347B2 (en) 2007-12-11 2010-03-23 Xilinx, Inc. Interrupt controller for invoking service routines with associated priorities
CN101354664B (zh) 2008-08-19 2011-12-28 中兴通讯股份有限公司 多核处理器中断负载均衡方法和装置
KR101501156B1 (ko) * 2008-11-12 2015-03-11 삼성전자주식회사 멀티 모뎀 시스템에서 전력 소모 제어 방법 및 장치
KR101610828B1 (ko) 2009-09-23 2016-04-08 삼성전자주식회사 멀티코어 프로세서의 인터럽트 온/오프 관리 장치와 방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5765003A (en) * 1993-09-22 1998-06-09 Advanced Micro Devices, Inc. Interrupt controller optimized for power management in a computer system or subsystem
US5708814A (en) * 1995-11-21 1998-01-13 Microsoft Corporation Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events
US20030105798A1 (en) * 2001-12-03 2003-06-05 Ted Kim Methods and apparatus for distributing interrupts
TW550908B (en) * 2002-05-21 2003-09-01 Rdc Semiconductor Co Ltd System and method for flexibly interrupting data processing
TW201040557A (en) * 2009-01-13 2010-11-16 Seiko Instr Inc Detection circuit and sensor device

Also Published As

Publication number Publication date
US9298251B2 (en) 2016-03-29
TW201331845A (zh) 2013-08-01
JP2013156984A (ja) 2013-08-15
KR20130087735A (ko) 2013-08-07
KR101841930B1 (ko) 2018-03-26
US20130198545A1 (en) 2013-08-01
JP6161301B2 (ja) 2017-07-12

Similar Documents

Publication Publication Date Title
TWI578235B (zh) 系統晶片及其功率控制方法以及多核心系統
TWI536158B (zh) 基於使用中處理器之動態電壓及頻率管理
US8656196B2 (en) Hardware automatic performance state transitions in system on processor sleep and wake events
JP5828169B2 (ja) 高速ウェイクアップのための電力スイッチ加速機構
TWI596468B (zh) 對於系統單晶片中的記憶體存取之功率管理的技術
TWI460583B (zh) 使用粗調時脈閘之動態頻率控制
EP3189394B1 (en) Supply voltage node coupling using a switch
US8659336B2 (en) Apparatus and method for synchronising signals
CN103226494B (zh) 散布多个中断的方法、中断请求信号散布电路和片上系统
CN102722233A (zh) 控制装置和控制方法
TWI546635B (zh) 用於功率管理之方法及裝置以及相關積體電路
TWI564684B (zh) 一般主機控制器延遲方法及設備
TWI533113B (zh) 用於電子系統之接續供電之競爭防止
US10650112B1 (en) Multi-bit clock gating cell to reduce clock power
US9747239B2 (en) Transaction filter for on-chip communications network
KR101672357B1 (ko) 응답 타이밍 최적화에 기초하는 멀티프로세서 시스템에서의 주파수 조정 수행
US20240213987A1 (en) Ip frequency adaptive same-cycle clock gating
US10270434B2 (en) Power saving with dynamic pulse insertion
US20160048191A1 (en) Subsystem Idle Aggregation
US20240085972A1 (en) Chiplet state aware and dynamic voltage regulator event handling
JP2018088096A (ja) 制御装置およびその制御方法