TWI507108B - Flexible circuit board and method for manufacturing same - Google Patents
Flexible circuit board and method for manufacturing same Download PDFInfo
- Publication number
- TWI507108B TWI507108B TW102128011A TW102128011A TWI507108B TW I507108 B TWI507108 B TW I507108B TW 102128011 A TW102128011 A TW 102128011A TW 102128011 A TW102128011 A TW 102128011A TW I507108 B TWI507108 B TW I507108B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- copper foil
- opening
- conductive
- dielectric layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
- H05K1/0269—Marks, test patterns or identification means for visual or optical inspection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0108—Transparent
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Structure Of Printed Boards (AREA)
Description
本發明涉及一種柔性電路板的製作方法,尤其涉及一種具有光學識別區塊的印刷電路板及其製作方法。 The present invention relates to a method of fabricating a flexible circuit board, and more particularly to a printed circuit board having an optical identification block and a method of fabricating the same.
目前,先前技術一般採用表面貼裝技術(Surface Mounting Technology,STM)將電子元件焊接在印刷電路板上。一般在確認印刷電路板的焊接位置時,都採用光學識別法,這種光學識別法的原理是:在印刷電路板上設置與周圍顏色不同的識別區塊,識別區塊與周圍顏色的色差越大,識別效果越好。 At present, the prior art generally uses Surface Mounting Technology (STM) to solder electronic components on a printed circuit board. Generally, when confirming the soldering position of the printed circuit board, the optical identification method is adopted. The principle of the optical recognition method is to set an identification block different from the surrounding color on the printed circuit board, and the color difference between the identification block and the surrounding color is more Large, the better the recognition effect.
先前技術中,大多採用在識別區塊位置覆蓋一層金屬,或者印刷油墨使識別區塊變黑,而使識別區塊與周圍顏色的色差較大。而採用油墨塗覆將識別區塊塗黑的做法,油墨易流散而影響焊接;覆蓋金屬的製程通常採用拉引線鍍金的方法,此方法由於引線的存在,使得表面貼裝機在光學識別時易產生誤差。 In the prior art, most of the layers are covered with a layer of metal at the position of the identification block, or the printing ink is blackened, and the color difference between the identification block and the surrounding color is large. The use of ink coating to blacken the identification block, the ink is easy to scatter and affect the soldering; the process of covering the metal is usually a gold-plated method using a lead wire. This method makes the surface mounter easy to produce optical recognition due to the presence of the lead wire. error.
本發明的目的在於提供一種具有不需要塗覆油墨或金屬的光學識別區塊的柔性電路板及其製作方法。 It is an object of the present invention to provide a flexible circuit board having an optical identification block that does not require the application of ink or metal and a method of fabricating the same.
一種柔性電路板的製作方法,包括步驟:提供一雙面覆銅基板,所述雙面覆銅基板包括透明的第一介電層及設置於所述第一介電 層相對兩側的第一銅箔層和第二銅箔層,所述第一銅箔層和第二銅箔層與所述第一介電層相接觸的表面分別為第一黑化表面和第二黑化表面;將所述第一銅箔層和第二銅箔層分別部分蝕刻以形成第一導電線路層和第二導電線路層,且在第一銅箔層蝕刻出第一開口,所述第二銅箔層中正對於所述第一開口部分未被蝕刻掉,從而形成一線路基板;提供第一單面銅箔基板,所述第一單面銅箔基板包括透明的第二介電層和貼合於所述第二介電層一側的第三銅箔層,將所述第一單面銅箔基板壓合於所述第一導電線路層,所述第二介電層與所述第一導電線路層相鄰;及將所述第三銅箔層部分蝕刻形成第三導電線路層,在所述第三導電線路層對應於第一導電線路層的第一開口處具有第三開口區域,所述第三開口區域的中心區域具有一未被蝕刻的銅箔區域,構成第一識別區塊,形成柔性電路板。 A method for fabricating a flexible circuit board, comprising the steps of: providing a double-sided copper-clad substrate, the double-sided copper-clad substrate comprising a transparent first dielectric layer and disposed on the first dielectric a first copper foil layer and a second copper foil layer on opposite sides of the layer, wherein the surfaces of the first copper foil layer and the second copper foil layer contacting the first dielectric layer are respectively a first blackened surface and a second blackening surface; partially etching the first copper foil layer and the second copper foil layer to form a first conductive wiring layer and a second conductive wiring layer, and etching a first opening in the first copper foil layer, The second copper foil layer is not etched away for the first opening portion to form a circuit substrate; a first single-sided copper foil substrate is provided, and the first single-sided copper foil substrate includes a transparent second dielectric layer An electric layer and a third copper foil layer attached to one side of the second dielectric layer, the first single-sided copper foil substrate is press-bonded to the first conductive circuit layer, the second dielectric layer Adjacent to the first conductive wiring layer; and partially etching the third copper foil layer to form a third conductive wiring layer, wherein the third conductive wiring layer has a first opening corresponding to the first conductive wiring layer a third opening region, the central region of the third opening region having an unetched copper foil region, forming a Identifying blocks forming a flexible circuit board.
一種柔性電路板的製作方法,包括步驟:提供一雙面覆銅基板,所述雙面覆銅基板包括透明的第一介電層及設置於所述第一介電層相對兩側的第一銅箔層和第二銅箔層,所述第一銅箔層和第二銅箔層與所述第一介電層相接觸的表面分別為第一黑化表面和第二黑化表面;及將所述第一銅箔層和第二銅箔層分別部分蝕刻以形成第一導電線路層和第二導電線路層,且在所述第一銅箔層具有第五開口區域,所述第二銅箔層中正對於所述第五開口區域的部分未被蝕刻掉,在所述開口區域的中心區域具有一銅箔區域,構成第三識別區塊,從而形成柔性電路板。 A method for fabricating a flexible circuit board, comprising the steps of: providing a double-sided copper-clad substrate, wherein the double-sided copper-clad substrate comprises a transparent first dielectric layer and a first surface disposed on opposite sides of the first dielectric layer a copper foil layer and a second copper foil layer, wherein the surfaces of the first copper foil layer and the second copper foil layer contacting the first dielectric layer are a first blackened surface and a second blackened surface, respectively; The first copper foil layer and the second copper foil layer are partially etched to form a first conductive wiring layer and a second conductive wiring layer, respectively, and the first copper foil layer has a fifth opening area, the second A portion of the copper foil layer facing the fifth opening region is not etched away, and a copper foil region is formed in a central region of the opening region to constitute a third identification block, thereby forming a flexible circuit board.
一種柔性電路板,包括透明的第一介電層、設置於所述第一介電層相對兩側的第一導電線路層和第二導電線路層、形成於所述第 一導電線路層上的透明的第二介電層以及形成於所述第二介電層上的第三導電線路層。所述第一導電線路層和第二導電線路層與所述第一介電層相接觸的表面分別為第一黑化表面和第二黑化表面,所述第一導電線路層具有第一開口,所述第三導電線路層對應於所述第一開口處具有第三開口區域,所述第三開口區域的中心區域具有一銅箔區域,構成第一識別區塊。 A flexible circuit board comprising a transparent first dielectric layer, a first conductive circuit layer and a second conductive circuit layer disposed on opposite sides of the first dielectric layer, formed on the first a transparent second dielectric layer on a conductive wiring layer and a third conductive wiring layer formed on the second dielectric layer. The surfaces of the first conductive circuit layer and the second conductive circuit layer contacting the first dielectric layer are respectively a first blackened surface and a second blackened surface, and the first conductive circuit layer has a first opening The third conductive circuit layer has a third opening area corresponding to the first opening, and a central area of the third opening area has a copper foil area constituting the first identification block.
一種柔性電路板,包括透明的第一介電層及設置於第一介電層相對兩側的第一導電線路層和第二導電線路層。所述第一導電線路層和第二導電線路層與所述第一介電層相接觸的表面分別為第一黑化表面和第二黑化表面,所述第一導電線路層具有第五開口區域,所述第二導電線路層對應於所述第五開口區域的部分未被蝕刻掉,所述第五開口區域的中心區域具有一銅箔區域,構成第三識別區塊。 A flexible circuit board includes a transparent first dielectric layer and a first conductive circuit layer and a second conductive circuit layer disposed on opposite sides of the first dielectric layer. a surface of the first conductive circuit layer and the second conductive circuit layer contacting the first dielectric layer is a first blackening surface and a second blackening surface, respectively, and the first conductive circuit layer has a fifth opening And a portion of the second conductive circuit layer corresponding to the fifth opening region is not etched away, and a central portion of the fifth opening region has a copper foil region to constitute a third identification block.
相比於先前技術,本發明柔性電路板的第一識別區塊與其周圍第一背景區域的顏色色差大,從而可以較容易識別所述第一識別區域,光學識別效果好。在進行表面貼裝等製程時,柔性電路板能夠準確被識別並定位。另外,本發明在保證準確識別位置的前提下,不需要增加塗覆油墨,電鍍金屬等步驟,從而簡化製程。本發明的柔性電路板可用於製作剛撓結合電路板。 Compared with the prior art, the color difference between the first recognition block of the flexible circuit board of the present invention and the first background area around it is large, so that the first recognition area can be easily identified, and the optical recognition effect is good. The flexible circuit board can be accurately identified and positioned during processes such as surface mount. In addition, the invention does not need to increase the steps of coating ink, plating metal, etc. under the premise of ensuring accurate identification of the position, thereby simplifying the process. The flexible circuit board of the present invention can be used to fabricate rigid-flex bonded circuit boards.
100‧‧‧柔性電路板 100‧‧‧Flexible circuit board
110‧‧‧線路基板 110‧‧‧Line substrate
120‧‧‧雙面覆銅基板 120‧‧‧Double-sided copper clad substrate
1200‧‧‧雙層電路板 1200‧‧‧Two-layer circuit board
121‧‧‧第一銅箔層 121‧‧‧First copper foil layer
122‧‧‧第二銅箔層 122‧‧‧Second copper foil layer
123‧‧‧第一介電層 123‧‧‧First dielectric layer
1210‧‧‧第一導電線路層 1210‧‧‧First conductive circuit layer
1220‧‧‧第二導電線路層 1220‧‧‧Second conductive circuit layer
130‧‧‧第一單面銅箔基板 130‧‧‧First single-sided copper foil substrate
131‧‧‧第三銅箔層 131‧‧‧ Third copper foil layer
1310‧‧‧第三導電線路層 1310‧‧‧ Third conductive circuit layer
132‧‧‧第二介電層 132‧‧‧Second dielectric layer
230‧‧‧第二單面銅箔基板 230‧‧‧Second single-sided copper foil substrate
231‧‧‧第四銅箔層 231‧‧‧fourth copper foil layer
2310‧‧‧第四導電線路層 2310‧‧‧fourth conductive layer
232‧‧‧第三介電層 232‧‧‧ third dielectric layer
133‧‧‧第三開口區域 133‧‧‧3rd opening area
134‧‧‧第四開口區域 134‧‧‧fourth opening area
135‧‧‧第一識別區塊 135‧‧‧First identification block
136‧‧‧第二識別區塊 136‧‧‧Second identification block
137‧‧‧第三識別區塊 137‧‧‧ Third identification block
138‧‧‧第五開口區域 138‧‧‧5th opening area
141‧‧‧第一開口 141‧‧‧ first opening
142‧‧‧第二開口 142‧‧‧ second opening
151‧‧‧第一黑化表面 151‧‧‧First blackened surface
152‧‧‧第二黑化表面 152‧‧‧Second blackened surface
160‧‧‧第一背景區域 160‧‧‧First background area
圖1係本發明實施例提供的雙面覆銅基板的剖視圖。 1 is a cross-sectional view of a double-sided copper-clad substrate according to an embodiment of the present invention.
圖2係將圖1中雙面覆銅基板的銅箔層蝕刻形成導電線路層後形成的線路基板的剖視圖。 2 is a cross-sectional view showing a wiring substrate formed by etching a copper foil layer of the double-sided copper-clad substrate of FIG. 1 to form a conductive wiring layer.
圖3係將第一和第二單面銅箔基板壓合於圖2中第一導電線路層的剖視圖。 Figure 3 is a cross-sectional view showing the first and second single-sided copper foil substrates pressed into the first conductive wiring layer of Figure 2 .
圖4係將圖3中第一和第二單面銅箔基板製作形成導電線路層,並在第一單面銅箔基板製作識別區塊後形成的柔性電路板的剖視圖。 4 is a cross-sectional view showing a flexible circuit board formed by forming the first and second single-sided copper foil substrates of FIG. 3 to form a conductive wiring layer, and forming the identification block on the first single-sided copper foil substrate.
圖5係將圖3中第一和第二單面銅箔基板製作形成導電線路層和識別區塊後形成的柔性電路板的剖視圖。 5 is a cross-sectional view showing a flexible circuit board formed by forming the first and second single-sided copper foil substrates of FIG. 3 to form a conductive wiring layer and an identification block.
圖6係在圖2中的第一導電線路層上形成識別區塊後形成的柔性電路板的剖視圖。 Figure 6 is a cross-sectional view of the flexible circuit board formed after the identification block is formed on the first conductive wiring layer of Figure 2.
圖7係自圖4柔性電路板一側觀察到的第二識別區塊與開口區域之間的色差效果示意圖。 Fig. 7 is a view showing the effect of chromatic aberration between the second identification block and the opening area as viewed from the side of the flexible circuit board of Fig. 4.
本發明實施例提供一種柔性電路板的製作方法,包括步驟: Embodiments of the present invention provide a method for fabricating a flexible circuit board, including the steps of:
第一步,請參閱圖1,提供一雙面覆銅基板120。 In the first step, referring to FIG. 1, a double-sided copper clad substrate 120 is provided.
所述雙面覆銅基板120包括第一介電層123及設置於所述第一介電層123相對兩側的第一銅箔層121和第二銅箔層122。所述第一銅箔層121和第二銅箔層122與所述第一介電層123相接觸的表面分別為第一黑化表面151和第二黑化表面152。所述第一黑化表面151和第二黑化表面152為通過黑色粗微化技術在銅箔表面形成的一層能夠提高銅箔層與基材黏結強度的黑色表面。本實施例中,所述黑色表面為一層黑色超微細的銅砷合金,一般覆銅基板的生產商在向電路板生產商供貨時即已形成。本實施例中,所述第一介電層123可以為透明的聚醯亞胺薄膜。 The double-sided copper clad substrate 120 includes a first dielectric layer 123 and a first copper foil layer 121 and a second copper foil layer 122 disposed on opposite sides of the first dielectric layer 123. The surfaces of the first copper foil layer 121 and the second copper foil layer 122 that are in contact with the first dielectric layer 123 are a first blackening surface 151 and a second blackening surface 152, respectively. The first blackening surface 151 and the second blackening surface 152 are black surfaces formed on the surface of the copper foil by a black roughening technique to improve the bonding strength of the copper foil layer to the substrate. In this embodiment, the black surface is a layer of black ultra-fine copper-arsenic alloy, which is generally formed by the manufacturer of the copper-clad substrate when supplied to the circuit board manufacturer. In this embodiment, the first dielectric layer 123 may be a transparent polyimide film.
第二步,請參閱圖2,將所述第一銅箔層121和第二銅箔層122分別部分蝕刻以形成第一導電線路層1210和第二導電線路層1220,且在第一銅箔層121的邊緣區域蝕刻出第一開口141,從而形成一線路基板110。 In the second step, referring to FIG. 2, the first copper foil layer 121 and the second copper foil layer 122 are partially etched to form a first conductive wiring layer 1210 and a second conductive wiring layer 1220, respectively, and in the first copper foil. The edge region of the layer 121 etches the first opening 141, thereby forming a wiring substrate 110.
本實施例中,所述第一開口141為圓形。所述第二銅箔層122中正對於所述第一開口141部分未被蝕刻掉,即從第一導電線路層1210側透過所述第一介電層123可以觀察到所述第二黑化表面152。 In this embodiment, the first opening 141 is circular. The portion of the second copper foil layer 122 that is not etched away from the first opening 141, that is, the second blackened surface is observed through the first dielectric layer 123 from the side of the first conductive wiring layer 1210. 152.
可以理解,可以在將所述第二銅箔層122蝕刻形成第二導電線路層1220的同時,在所述第二導電線路層1220的邊緣區域蝕刻出第二開口142,所述第二開口142為圓形,所述第一銅箔層121中正對所述第二開口142處的部分未被蝕刻掉,即從第二導電線路層1220側透過所述第一介電層123可以觀察到所述第一黑化表面151。 It can be understood that the second opening 142 can be etched in the edge region of the second conductive circuit layer 1220 while etching the second copper foil layer 122 to form the second conductive wiring layer 1220. In a circular shape, a portion of the first copper foil layer 121 facing the second opening 142 is not etched away, that is, the first dielectric layer 123 is observed from the second conductive wiring layer 1220 side. The first blackened surface 151 is described.
第三步,請參閱圖3,提供第一單面銅箔基板130和第二單面銅箔基板230,將所述第一單面銅箔基板130和第二單面銅箔基板230分別壓合於所述第一導電線路層1210與第二導電線路層1220。 In the third step, referring to FIG. 3, a first single-sided copper foil substrate 130 and a second single-sided copper foil substrate 230 are provided, and the first single-sided copper foil substrate 130 and the second single-sided copper foil substrate 230 are respectively pressed. The first conductive circuit layer 1210 and the second conductive circuit layer 1220 are combined.
本實施例中,所述第一單面銅箔基板130包括第二介電層132及設置於第二介電層132表面的第三銅箔層131;所述第二單面銅箔基板230包括第三介電層232及設置於第三介電層232表面的第四銅箔層231。所述第二介電層132與所述第一導電線路層1210相鄰,所述第三介電層232與所述第二導電線路層1220相鄰。在壓合過程中,所述第二介電層132和第三介電層232中的材料填充滿對應的第一導電線路層1210的導電線中間的空隙及第一開口141、第 二導電線路層1220的導電線路間空隙及第二開口142。本實施例中,所述第二介電層132和第三介電層232中的材料為透明的聚醯亞胺材料。當然,所述第二介電層132和第三介電層232的材料也可以進一步設置透明膠,以更好地將第二介電層132和第三介電層232與相鄰的結構黏接固定。 In this embodiment, the first single-sided copper foil substrate 130 includes a second dielectric layer 132 and a third copper foil layer 131 disposed on the surface of the second dielectric layer 132; the second single-sided copper foil substrate 230 The third dielectric layer 232 and the fourth copper foil layer 231 disposed on the surface of the third dielectric layer 232 are included. The second dielectric layer 132 is adjacent to the first conductive wiring layer 1210, and the third dielectric layer 232 is adjacent to the second conductive wiring layer 1220. The material in the second dielectric layer 132 and the third dielectric layer 232 fills the gap between the conductive lines of the corresponding first conductive circuit layer 1210 and the first opening 141, The gap between the conductive lines of the second conductive circuit layer 1220 and the second opening 142. In this embodiment, the material in the second dielectric layer 132 and the third dielectric layer 232 is a transparent polyimide material. Of course, the materials of the second dielectric layer 132 and the third dielectric layer 232 may further be provided with a transparent adhesive to better adhere the second dielectric layer 132 and the third dielectric layer 232 to the adjacent structures. Fixed.
第四步,請參閱圖4,將所述第三銅箔層131部分蝕刻形成第三導電線路層1310,將所述第四銅箔層231部分蝕刻形成第四導電線路層2310,形成柔性電路板100。在所述第三導電線路層1310對應於第一導電線路層1210的第一開口141處具有一圓環形的第三開口區域133,所述第三開口區域133的中心區域具有一圓形的未被蝕刻的銅箔區域,構成第一識別區塊135。 In the fourth step, referring to FIG. 4, the third copper foil layer 131 is partially etched to form a third conductive circuit layer 1310, and the fourth copper foil layer 231 is partially etched to form a fourth conductive circuit layer 2310 to form a flexible circuit. Board 100. The third conductive circuit layer 1310 has a circular third opening region 133 corresponding to the first opening 141 of the first conductive circuit layer 1210. The central region of the third opening region 133 has a circular shape. The copper foil region that is not etched constitutes the first identification block 135.
可以理解,請參閱圖5,還可以進一步在所述第四導電線路層2310對應於第二導電線路層1220的第二開口142處製作一圓環形的第四開口區域134,所述第四開口區域134的中心區域具有一圓形的未被蝕刻掉的銅箔區域,構成第二識別區塊136。 It can be understood that, referring to FIG. 5, a fourth annular opening region 134 may be further formed at the second opening 142 of the fourth conductive circuit layer 2310 corresponding to the second conductive circuit layer 1220, the fourth The central region of the open region 134 has a circular, unetched copper foil region that forms the second identification block 136.
本實施例中,所述第三開口區域133為圓環狀。所述第一識別區塊135為圓形銅箔,且第一識別區塊135遠離第二介電層132的表面為黃色。本實施例中,所述第三開口區域133的外圓直徑與所述第一開口141的直徑相同且共軸。 In this embodiment, the third opening region 133 is annular. The first identification block 135 is a circular copper foil, and the surface of the first identification block 135 away from the second dielectric layer 132 is yellow. In this embodiment, the outer diameter of the third opening region 133 is the same as the diameter of the first opening 141 and is coaxial.
可以理解,所述第三開口區域133可以為其他規則或不規則形狀,如外輪廓為長方形、正方形、橢圓形等,優選所述第三開口區域133為中心對稱的形狀。第一識別區塊135也可以為其他形狀,如長方形、正方形、橢圓形、等邊三角形等中心對稱的形狀,並不以本實施為限。 It can be understood that the third opening area 133 may be other regular or irregular shapes, such as a rectangle, a square, an ellipse, etc., and the third opening area 133 is preferably a center-symmetrical shape. The first identification block 135 may also have other shapes, such as a center-symmetric shape such as a rectangle, a square, an ellipse, an equilateral triangle, etc., and is not limited to this embodiment.
請參閱圖4,所述第一介電層123及第二介電層132皆是透明的。從第三導電線路層1310一側觀察,所述第二黑化表面152的顏色透過對應於第三開口區域133處的第二介電層132和第一介電層123而被觀察到。請進一步參閱圖7,被觀察到的第二黑化表面152在所述第一識別區塊135周圍形成第一背景區域160。本實施例中,所述第一背景區域160為圓環狀,因所述第二黑化表面152的顏色為黑色,則所述第一背景區域160的顏色為黑色,而所述第一識別區塊135的顏色為黃色,通過黃色與黑色的較大的色差,從而可識別第一識別區塊135。 Referring to FIG. 4, the first dielectric layer 123 and the second dielectric layer 132 are transparent. The color of the second blackened surface 152 is observed through the second dielectric layer 132 and the first dielectric layer 123 at the third opening region 133 as viewed from the side of the third conductive wiring layer 1310. With further reference to FIG. 7, the second blackened surface 152 that is observed forms a first background region 160 around the first identification block 135. In this embodiment, the first background region 160 is annular, and because the color of the second blackening surface 152 is black, the color of the first background region 160 is black, and the first recognition The color of the block 135 is yellow, and the first recognition block 135 can be identified by a large color difference between yellow and black.
可以理解,請參閱圖6,本發明實施例還可以為雙層電路板1200,該雙層電路板1200在所述第一導電線路層1210或/和第二導電線路層1220上形成一第三識別區塊137和對應的第五開口區域138,所述第二黑化表面152和/或第一黑化表面151的顏色透過第一介電層123及第五開口區域138而被觀察到,從而可以識別該第三識別區塊137。 It can be understood that, referring to FIG. 6, the embodiment of the present invention may further be a two-layer circuit board 1200, which forms a third on the first conductive circuit layer 1210 or/and the second conductive circuit layer 1220. The identification block 137 and the corresponding fifth opening region 138, the color of the second blackening surface 152 and/or the first blackening surface 151 are observed through the first dielectric layer 123 and the fifth opening region 138, Thereby, the third identification block 137 can be identified.
可以理解,可以根據實際情況在所述第一導電線路層1210與第三導電線路層1310之間和/或第二導電線路層1220與第四導電線路層2310之間進一步設置導電線路層,只要從第三開口區域133一側可以觀察到所述第二導電線路層1220的第二黑化表面152以使第一識別區塊135可以被識別即可,並不以本實施例為限。 It can be understood that a conductive circuit layer may be further disposed between the first conductive circuit layer 1210 and the third conductive circuit layer 1310 and/or between the second conductive circuit layer 1220 and the fourth conductive circuit layer 2310 according to actual conditions, as long as The second blackened surface 152 of the second conductive wiring layer 1220 can be observed from the side of the third opening region 133 so that the first identification block 135 can be identified, and is not limited to the embodiment.
如圖4所示,本實施例的柔性電路板100包括第一介電層123、設置於第一介電層123相對兩側的第一導電線路層1210和第二導電線路層1220、形成於所述第一導電線路層1210上的第二介電層132以及形成於所述第二介電層132上的第三導電線路層1310,所 述第三導電線路層1310還包括第一識別區塊135。 As shown in FIG. 4, the flexible circuit board 100 of the present embodiment includes a first dielectric layer 123, a first conductive circuit layer 1210 and a second conductive circuit layer 1220 disposed on opposite sides of the first dielectric layer 123, and is formed on a second dielectric layer 132 on the first conductive wiring layer 1210 and a third conductive wiring layer 1310 formed on the second dielectric layer 132. The third conductive circuit layer 1310 further includes a first identification block 135.
所述柔性電路板100還包括形成於所述第二導電線路層1220的第三介電層232以及形成於所述第三介電層232上的第四導電線路層2310。 The flexible circuit board 100 further includes a third dielectric layer 232 formed on the second conductive wiring layer 1220 and a fourth conductive wiring layer 2310 formed on the third dielectric layer 232.
相比於先前技術,本發明柔性電路板100的第一識別區塊135與其周圍第一背景區域160的顏色色差大,從而可以較容易識別所述第一識別區塊135,光學識別效果好。在進行表面貼裝等製程時,柔性電路板100能夠準確被識別並定位。另外,本發明在保證準確識別位置的前提下,不需要增加塗覆油墨,電鍍金屬等步驟,從而簡化製程。 Compared with the prior art, the color difference between the first recognition block 135 of the flexible circuit board 100 of the present invention and the surrounding first background area 160 is large, so that the first identification block 135 can be easily identified, and the optical recognition effect is good. The flexible circuit board 100 can be accurately identified and positioned during a process such as surface mounting. In addition, the invention does not need to increase the steps of coating ink, plating metal, etc. under the premise of ensuring accurate identification of the position, thereby simplifying the process.
綜上所述,本發明符合發明專利要件,爰依法提出專利申請。惟,以上所述者僅為本發明之較佳實施例,舉凡熟悉本案技藝之人士,於爰依本發明精神所作之等效修飾或變化,皆應涵蓋於以下之申請專利範圍內。 In summary, the present invention complies with the requirements of the invention patent and submits a patent application according to law. However, the above description is only the preferred embodiment of the present invention, and equivalent modifications or variations made by those skilled in the art will be covered by the following claims.
100‧‧‧柔性電路板 100‧‧‧Flexible circuit board
123‧‧‧第一介電層 123‧‧‧First dielectric layer
1210‧‧‧第一導電線路層 1210‧‧‧First conductive circuit layer
1220‧‧‧第二導電線路層 1220‧‧‧Second conductive circuit layer
1310‧‧‧第三導電線路層 1310‧‧‧ Third conductive circuit layer
2310‧‧‧第四導電線路層 2310‧‧‧fourth conductive layer
133‧‧‧第三開口區域 133‧‧‧3rd opening area
135‧‧‧第一識別區塊 135‧‧‧First identification block
152‧‧‧第二黑化表面 152‧‧‧Second blackened surface
Claims (10)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310321222.9A CN104349571B (en) | 2013-07-29 | 2013-07-29 | Flexible PCB and preparation method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201505508A TW201505508A (en) | 2015-02-01 |
TWI507108B true TWI507108B (en) | 2015-11-01 |
Family
ID=52504082
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW102128011A TWI507108B (en) | 2013-07-29 | 2013-08-05 | Flexible circuit board and method for manufacturing same |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN104349571B (en) |
TW (1) | TWI507108B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103687325B (en) * | 2012-09-11 | 2018-08-31 | 联想(北京)有限公司 | A kind of electronic component fitting check method of printed circuit board |
CN110498914B (en) * | 2018-05-17 | 2022-06-03 | 臻鼎科技股份有限公司 | Modified liquid crystal high-molecular polymer, high-molecular film and corresponding preparation method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002353638A (en) * | 2001-05-25 | 2002-12-06 | Mitsubishi Gas Chem Co Inc | Multi-layer copper-clad board suitable for mass productive carbon dioxide laser boring process |
JP2004193504A (en) * | 2002-12-13 | 2004-07-08 | Kyocera Corp | Multiple-taking wiring board |
TW200642535A (en) * | 2005-02-17 | 2006-12-01 | Nippon Steel Chemical Co | Two-side flexible circuit substrate adapted for repeated bending |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011253911A (en) * | 2010-06-01 | 2011-12-15 | Shinko Electric Ind Co Ltd | Wiring board |
-
2013
- 2013-07-29 CN CN201310321222.9A patent/CN104349571B/en active Active
- 2013-08-05 TW TW102128011A patent/TWI507108B/en active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002353638A (en) * | 2001-05-25 | 2002-12-06 | Mitsubishi Gas Chem Co Inc | Multi-layer copper-clad board suitable for mass productive carbon dioxide laser boring process |
JP2004193504A (en) * | 2002-12-13 | 2004-07-08 | Kyocera Corp | Multiple-taking wiring board |
TW200642535A (en) * | 2005-02-17 | 2006-12-01 | Nippon Steel Chemical Co | Two-side flexible circuit substrate adapted for repeated bending |
Also Published As
Publication number | Publication date |
---|---|
CN104349571B (en) | 2017-06-06 |
TW201505508A (en) | 2015-02-01 |
CN104349571A (en) | 2015-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050272276A1 (en) | Wired circuit board and connection structure of wired circuit board | |
TWI484875B (en) | Circuit board and method for manufacturing same | |
JP2012004399A (en) | Wiring board and method of manufacturing the same | |
TWI712346B (en) | Multilayer circuit board and method of manufacturing the same | |
WO2009131182A1 (en) | Flex-rigid wiring board and method for manufacturing the same | |
TW201509257A (en) | Flexible printed circuit board and method for manufacturing same | |
CN104703390B (en) | Circuit board and preparation method thereof | |
TWI581686B (en) | Circuit board and method for manufacturing same | |
TWI536879B (en) | Flexible printed circuit board and a manufacture method thereof | |
TW201637522A (en) | Printed circuit boards having profiled conductive layer and methods of manufacturing same | |
TWI661751B (en) | Printed circuit board and method for manufacturing the same | |
TWI507108B (en) | Flexible circuit board and method for manufacturing same | |
US20150382478A1 (en) | Device embedded substrate and manufacturing method of device embedded substrate | |
TWI730395B (en) | Electromagnetic interference shielding structure, flexible circuit board having electromagnetic interference shielding structure and manufacturing method thereof | |
TW201633864A (en) | Rigid-flexible printed circuit board and method for manufacturing same | |
TW201618622A (en) | Circuit board and manufacturing method for same | |
JP6033878B2 (en) | Manufacturing method of component-embedded substrate | |
TW201410086A (en) | Printed circuit board and method for manufacturing same | |
JP4549807B2 (en) | Multilayer printed wiring board manufacturing method, multilayer printed wiring board, and electronic device | |
JP2007273648A (en) | Printed wiring board and its manufacturing method | |
KR101154352B1 (en) | Imbeded printed circuit board member and manufacturing method the same and imbeded printed circuit board using the same | |
US20230397337A1 (en) | Method for manufacturing substrate with built-in components, and substrate with built-in components | |
KR20140025824A (en) | Manufacturing method of electronic chip embedded circuit board | |
JP2011249369A (en) | Wiring circuit substrate and method of manufacturing the same | |
TWI669031B (en) | Composite metal substrate and method for manufacturing the same and circuit board |