TWI489119B - Usb memory package and manufacturing method thereof - Google Patents

Usb memory package and manufacturing method thereof Download PDF

Info

Publication number
TWI489119B
TWI489119B TW102136365A TW102136365A TWI489119B TW I489119 B TWI489119 B TW I489119B TW 102136365 A TW102136365 A TW 102136365A TW 102136365 A TW102136365 A TW 102136365A TW I489119 B TWI489119 B TW I489119B
Authority
TW
Taiwan
Prior art keywords
memory
connector
contact pad
foot contact
usb
Prior art date
Application number
TW102136365A
Other languages
Chinese (zh)
Other versions
TW201504642A (en
Inventor
Sang-Moon Lee
Original Assignee
Barun Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Barun Electronics Co Ltd filed Critical Barun Electronics Co Ltd
Publication of TW201504642A publication Critical patent/TW201504642A/en
Application granted granted Critical
Publication of TWI489119B publication Critical patent/TWI489119B/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/0772Physical layout of the record carrier
    • G06K19/07732Physical layout of the record carrier the record carrier having a housing or construction similar to well-known portable memory devices, such as SD cards, USB or memory sticks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Description

USB記憶體封裝及其製造方法USB memory package and method of manufacturing same

本發明涉及USB記憶體封裝及其製造方法,詳細地涉及製作USB記憶體封裝之後容易進行硬性軟體記錄及記憶體測試之USB記憶體封裝及其製造方法。The present invention relates to a USB memory package and a method of fabricating the same, and in particular to a USB memory package and a method of manufacturing the same that are easy to perform hard software recording and memory testing after the USB memory package is fabricated.

USB(Universal Serial Bus:通用串列總線)係在電腦和周邊設備之間收發數據時使用之總線(bus:傳送數據之通道)標準中之一種。快閃記憶體(flash memory)係一種可以儲存數據之半導體,具有可以自由地儲存或刪除數據之同時,關掉電源亦原樣保存數據之特徵。USB (Universal Serial Bus) is one of the buses (bus: channel for transmitting data) used when transmitting and receiving data between a computer and peripheral devices. Flash memory is a semiconductor that can store data. It has the feature of being able to store or delete data freely, and to turn off the power and save the data as it is.

將這種USB和快閃記憶體這兩種因素結合而製作成一個產品即為USB快閃記憶體盤(USB flash drive)即USB記憶體。USB記憶體由儲存數據之快閃記憶體晶片、連接器和在記憶體晶片之間控制數據傳送之控制器構成。Combining the two factors of USB and flash memory into one product is a USB flash drive or USB memory. The USB memory is composed of a flash memory chip that stores data, a connector, and a controller that controls data transfer between the memory chips.

作為在記憶體模組安裝各種部件之技術,具有代表性者係表面安裝技術(SMT:Surface Mounting Technology)。表面安裝技術係能夠在印刷電路板(PCB:Printed Circuit Board)之表面直接安裝表面安裝用部件而連接於電子電路之技術。但是,表面安裝技術具有可以在印刷電路板之表面直接安裝部件之便利性,但是表面安裝用部件之尺寸大,難以小型化記憶體模組。As a technique for mounting various components in a memory module, a representative surface mount technology (SMT: Surface Mounting Technology) is used. The surface mount technology is a technology capable of directly mounting a surface mount component on a surface of a printed circuit board (PCB) to be connected to an electronic circuit. However, the surface mounting technology has the convenience of being able to directly mount components on the surface of a printed circuit board, but the size of the surface mounting member is large, and it is difficult to miniaturize the memory module.

最近開發出晶圓級封裝技術而使記憶體模組之小型化形成劃時代之發展。晶圓級封裝技術在晶圓狀態下一次性執行封裝工序之後切割晶片而製造完成品之技術。該技術被利用於以晶圓狀態內置之板上晶片封裝(COB:Chip-On-Board)類型之記憶體模組之製造。Recently, wafer level packaging technology has been developed to make the miniaturization of memory modules an epoch-making development. Wafer-level packaging technology is a technique in which a wafer is diced after a single-time execution of a packaging process in a wafer state to manufacture a finished product. This technology is utilized in the manufacture of a memory module of the COB (Chip-On-Board) type built in a wafer state.

第1圖表示過去板上晶片封裝(COB)類型之USB3.0記憶體本體。Figure 1 shows a USB 3.0 memory body of the past chip package (COB) type.

參照第1圖,記憶體本體於印刷電路板10之上表面形成有5腳接觸墊片12,在另一面安裝各種元件,在其上模塑有絕緣性物質,構成COB類型。Referring to Fig. 1, the memory body is formed with a 5-foot contact pad 12 on the upper surface of the printed circuit board 10, and various components are mounted on the other surface, and an insulating substance is molded thereon to constitute a COB type.

4腳接觸墊片11及5腳接觸墊片12構成9腳而使用於 USB3.0,4腳接觸墊片11可以單獨使用於USB2.0。在5腳接觸墊片12安裝5腳連接器20,其中5腳連接器20被獨立製作。5腳連接器20在狹槽21中插入插腳彈簧22而構成。4 foot contact pads 11 and 5 foot contact pads 12 constitute 9 feet for use in USB3.0, 4-foot contact pads 11 can be used separately for USB2.0. A 5-pin connector 20 is mounted on the 5-foot contact pad 12, wherein the 5-pin connector 20 is fabricated separately. The 5-pin connector 20 is constructed by inserting a pin spring 22 into the slot 21.

若這樣製作出COB類型之USB3.0記憶體本體,則將記憶體本體之連接器部分插入到測試裝置記錄硬性軟體並執行記憶體測試。If the COB type USB 3.0 memory body is thus produced, the connector portion of the memory body is inserted into the test device to record the hard software and perform the memory test.

但是,為了記憶體測試而將記憶體本體一個一個插入於測試裝置是非常繁瑣之事情,因插入和脫離記憶體本體之過程,具有量產合格率減少之問題。另外,在黏貼5腳連接器20之過程中發生錯誤之可能性高,所以具有不合格率上升之問題。However, inserting the memory bodies one by one into the test device for the memory test is very cumbersome, and the process of inserting and detaching from the memory body has a problem of a reduction in the yield of mass production. Further, there is a high possibility that an error occurs during the process of pasting the 5-pin connector 20, so that the defective rate is increased.

本發明係為瞭解決上述之問題而提出,本發明之目的在於,提供一種USB記憶體封裝及其製造方法,製作記憶體封裝之後可以簡單地進行硬性軟體記錄及記憶體測試。The present invention has been made to solve the above problems, and an object of the present invention is to provide a USB memory package and a method of manufacturing the same, which can be easily subjected to hard software recording and memory testing after the memory package is manufactured.

本發明之另一目的在於,提供一種不合格率低的USB記憶體封裝及其製造方法。Another object of the present invention is to provide a USB memory package with a low failure rate and a method of manufacturing the same.

為此,根據本發明之記憶體封裝包括:記憶體本體,於上表面之一側形成有測試用端子,在另一側形成有連接器接合用端子,在下表面安裝有各種元件而被模塑處理;以及連接器,接合於上述連接器接合用端子。To this end, the memory package according to the present invention includes: a memory body having a test terminal formed on one side of the upper surface, a connector bonding terminal formed on the other side, and various components mounted on the lower surface to be molded And a connector that is coupled to the connector terminal for the connector.

另外,根據本發明之USB記憶體封裝包括:COB類型即板上晶片封裝類型之記憶體本體,在PCB即印刷電路板之第1面形成有4腳接觸墊片及9腳接觸墊片,在PCB之第2面安裝有各種元件而被模塑處理;以及USB連接器,藉由表面安裝技術接合於上述記憶體本體之9腳接觸墊片。In addition, the USB memory package according to the present invention includes: a memory body of a COB type, that is, an on-chip chip package type, and a 4-foot contact pad and a 9-foot contact pad are formed on the first surface of the PCB, that is, the printed circuit board. The second surface of the PCB is molded with various components and molded; and the USB connector is bonded to the 9-foot contact pad of the memory body by surface mounting technology.

此外,根據本發明之USB記憶體封裝之製造方法包括:在PCB即印刷電路板之上表面形成4腳接觸墊片和9腳接觸墊片之步驟;在上述PCB之下表面安裝各種元件並進行模塑處理而製造記憶體本體之步驟;以及藉由上述4腳接觸墊片與測試裝置連接而在上述記憶體本體記錄硬性軟體之步驟。In addition, the manufacturing method of the USB memory package according to the present invention includes the steps of forming a 4-foot contact pad and a 9-foot contact pad on a surface of a PCB, that is, a printed circuit board; mounting various components on the lower surface of the PCB and performing a step of molding the memory body by molding; and a step of recording the rigid soft body on the memory body by connecting the 4-foot contact pad to the test device.

如上所述,本發明將形成有測試用端子之記憶體本體和USB連接器單獨製作進行連接,從而製作記憶體封裝後可以簡單地進行硬性軟體記錄及記憶體測試。As described above, according to the present invention, the memory body and the USB connector in which the test terminals are formed are separately fabricated and connected, and the hard package and the memory test can be easily performed after the memory package is manufactured.

即,在記憶體本體中之與USB連接器連接部分相反側露出測試用端子即4腳接觸墊片,測試用裝置可以從其上接近而能夠容易進行記 憶體測試,沒有記憶體本體之插入及脫離過程,所以具有可提高生產性之效果。In other words, the 4-pin contact pad, which is a test terminal, is exposed on the opposite side of the USB connector connection portion of the memory main body, and the test device can be easily accessed from above. The memory test has no effect of inserting and detaching the memory body, so it has the effect of improving productivity.

另外,本發明將獨立製作並驗證之USB3.0連接器安裝在記憶體主體之9腳接觸墊片來製作記憶體封裝,所以具有可以減少如在過去之5腳連接器安裝過程中發生之記憶體不合格率之效果。In addition, the present invention installs the independently manufactured and verified USB 3.0 connector on the 9-pin contact pad of the memory main body to make a memory package, so that the memory can be reduced as in the past 5 foot connector installation process. The effect of the body failure rate.

10‧‧‧印刷電路板10‧‧‧Printed circuit board

11‧‧‧4腳接觸墊片11‧‧‧4 foot contact pads

12‧‧‧5腳接觸墊片12‧‧‧5 foot contact pads

20‧‧‧5腳連接器20‧‧‧5 foot connector

21‧‧‧狹槽21‧‧‧ slot

22‧‧‧插腳彈簧22‧‧‧Prong spring

30‧‧‧記憶體本體30‧‧‧ memory body

31‧‧‧印刷電路板31‧‧‧Printed circuit board

32‧‧‧模塑部/絕緣性物質32‧‧‧Molding parts/insulating substances

33‧‧‧測試用端子(4腳接觸墊片)33‧‧‧Test terminals (4-foot contact pads)

34‧‧‧連接器接合用端子(9腳接觸墊片)34‧‧‧Connector terminal (9-foot contact pad)

40‧‧‧連接器40‧‧‧Connector

41‧‧‧外殼41‧‧‧ Shell

42‧‧‧接合腳(9腳)42‧‧‧joining feet (9 feet)

43‧‧‧側面支承部43‧‧‧Side support

44‧‧‧末端面支承部44‧‧‧End face support

第1圖(a)、(b)係表示過去USB3.0記憶體本體的圖;第2圖(a)-(c)係表示根據本發明實施例之記憶體本體的圖;第3圖(a)-(c)係表示根據本發明實施例之連接器的圖;第4圖(a)-(c)係表示根據本發明實施例之記憶體本體和連接器連接之記憶體封裝的圖;以及第5圖(a)-(c)係表示根據本發明實施例之記憶體本體和連接器連接之其他方式之記憶體封裝的圖。1(a) and 1(b) are views showing a conventional USB3.0 memory body; and Figs. 2(a)-(c) are views showing a memory body according to an embodiment of the present invention; a)-(c) is a diagram showing a connector according to an embodiment of the present invention; and FIGS. 4(a)-(c) are diagrams showing a memory package in which a memory body and a connector are connected according to an embodiment of the present invention; And Figures 5(a)-(c) are diagrams showing memory packages of other ways in which the memory body and the connector are connected in accordance with an embodiment of the present invention.

以下,參照附圖詳細說明根據本發明之實施例。本發明之構成及基於此之作用效果應該可以藉由以下之詳細說明清楚地理解。Hereinafter, embodiments according to the present invention will be described in detail with reference to the accompanying drawings. The constitution of the present invention and the effects thereof based on the present invention should be clearly understood from the following detailed description.

在本發明之詳細說明之前,對相同之構成因素,即使表示於不同附圖上也盡可能用相同之符號表示,並注意對於公知之構成被判斷為有可能混淆本發明之主旨時省略具體之說明。Before the detailed description of the present invention, the same constituent elements are denoted by the same reference numerals as the same as the different drawings, and it is noted that the specific configuration is omitted when it is judged that it is possible to confuse the gist of the present invention. Description.

第2圖表示根據本發明實施例之記憶體本體。Figure 2 shows a memory body in accordance with an embodiment of the present invention.

參照第2圖,記憶體本體30在印刷電路板31之一表面形成並露出測試用端子33及連接器接合用端子34,在另一面安裝各種元件(未圖示)之後,其上被如樹脂類物質之絕緣性物質32塗敷。Referring to Fig. 2, the memory main body 30 is formed on one surface of the printed circuit board 31 to expose the test terminal 33 and the connector bonding terminal 34, and after mounting various elements (not shown) on the other surface, it is made of resin. The insulating substance 32 of the substance is applied.

即,記憶體本體30係包括各種元件以晶圓狀態安裝或以表面安裝技術安裝之後,其上被絕緣性物質塗敷之模塑部32之COB類型。在安裝於記憶體本體30之元件中有快閃記憶體晶片、控制器、電阻或電容器等之被動元件。That is, the memory body 30 includes the COB type of the molded portion 32 on which the various components are mounted in a wafer state or after being mounted by surface mounting technology. Among the components mounted in the memory body 30 are passive components such as flash memory chips, controllers, resistors or capacitors.

形成於印刷電路板31之一側之測試用端子33由4腳接觸墊片構成,形成於另一側之連接器接合用端子34由9腳接觸墊片構成。The test terminal 33 formed on one side of the printed circuit board 31 is constituted by a 4-foot contact pad, and the connector bonding terminal 34 formed on the other side is constituted by a 9-foot contact pad.

測試用端子33係用於USB2.0之4腳端子,連接器接合用端子34係用於USB3.0之9腳端子。根據本發明之實施例之4腳接觸墊片33不是為了將記憶體封裝作為USB2.0使用,而是為了在測試記憶體封裝時作為硬性軟體記錄用使用。The test terminal 33 is used for the USB 2.0 4-pin terminal, and the connector bonding terminal 34 is used for the USB 3.0 9-pin terminal. The 4-foot contact pad 33 according to the embodiment of the present invention is not intended to use the memory package as the USB 2.0, but is used for hard software recording in the test memory package.

若製作出記憶體本體30,則位於記憶體本體30上之測試裝置(未圖示)放置於4腳接觸墊片33上,在記憶體本體31記錄硬性軟體並執行記憶體測試。When the memory main body 30 is produced, a test device (not shown) on the memory main body 30 is placed on the 4-foot contact pad 33, and the hard body is recorded in the memory main body 31 to perform a memory test.

過去,為了在記憶體本體記錄硬性軟體並執行測試,需要在測試裝置插入記憶體本體之過程,但是根據本發明,不需要記憶體本體之插入過程,可能增加記憶體生產性。In the past, in order to record a hard software on a memory body and perform a test, a process of inserting a memory device into the test device is required, but according to the present invention, the insertion process of the memory body is not required, which may increase memory productivity.

第3圖表示根據本發明實施例之連接器。Figure 3 shows a connector in accordance with an embodiment of the present invention.

在第3圖中,連接器40由外殼41構成,在外殼41內內置有USB3.0連接器。外殼41之右側為插入到USB插孔之部分,在外殼41之左側設有用於接合到記憶體本體30之接合腳42。接合腳42由9個腳構成,9個接合腳藉由表面安裝技術(SMT)接合在記憶體本體30之9腳接觸墊片34。In Fig. 3, the connector 40 is constituted by a casing 41 in which a USB 3.0 connector is built. The right side of the outer casing 41 is a portion that is inserted into the USB jack, and a joint leg 42 for bonding to the memory body 30 is provided on the left side of the outer casing 41. The joint leg 42 is composed of nine legs, and the nine joint legs are joined to the 9-foot contact pad 34 of the memory body 30 by surface mount technology (SMT).

根據本發明之連接器40被獨立製作,藉由獨立之製作工序已驗證過連接器40之不合格與否,可以防止如過去那樣在一個封裝製作過程之連接器連接工序中發生之不合格。The connector 40 according to the present invention is independently manufactured, and it has been verified whether the connector 40 is defective or not by an independent manufacturing process, and it is possible to prevent the occurrence of failure in the connector connecting process of one package manufacturing process as in the past.

第4圖表示根據本發明實施例之記憶體本體和連接器連接之記憶體封裝。Figure 4 is a diagram showing a memory package in which a memory body and a connector are connected in accordance with an embodiment of the present invention.

如第4圖所示,在記憶體本體30之9腳接觸墊片34以SMT方式安裝連接器40之接合腳42來連接記憶體本體30和連接器40,從而完成記憶體封裝。As shown in FIG. 4, the memory body 30 and the connector 40 are connected to the memory body 30 and the connector 40 by mounting the bonding pins 42 of the connector 40 in the SMT manner in the 9-foot contact pad 34 of the memory body 30, thereby completing the memory package.

參照第3圖及第4圖,在外殼41中附圖符號43係連接記憶體本體30和連接器40時支承記憶體本體30之側面之側面支承部,附圖符號44係記憶體30之末端面接觸之末端面支承部。Referring to FIGS. 3 and 4, reference numeral 43 in the casing 41 is a side support portion that supports the side surface of the memory body 30 when the memory body 30 and the connector 40 are connected, and reference numeral 44 is the end of the memory 30. The end surface support portion that is in surface contact.

連接記憶體本體30和連接器40時,側面支承部43可以接觸記憶體本體之側面而支承記憶體本體30,或貫穿記憶體本體30之側面內側來固定支承記憶體本體30。末端面支承部44被設置於當記憶體30之末端面接觸時連接器40之接合腳42能夠與記憶體本體30之9腳接觸墊片34準確地一致之位置。When the memory body 30 and the connector 40 are connected, the side support portion 43 can contact the memory body 30 in contact with the side surface of the memory body, or can be fixedly supported by the memory body 30 through the inner side of the memory body 30. The end face support portion 44 is provided at a position where the engaging leg 42 of the connector 40 can exactly coincide with the 9-foot contact pad 34 of the memory body 30 when the end faces of the memory 30 are in contact.

第5圖表示根據本發明其他實施例之連接記憶體本體和連接器之記憶體封裝。Figure 5 shows a memory package connecting a memory body and a connector in accordance with other embodiments of the present invention.

如第5圖所示,連接記憶體本體30和連接器40時,側面支承部43被插入固定於記憶體本體之側面內側,記憶體封裝顯示出更穩定之連接結構。As shown in Fig. 5, when the memory main body 30 and the connector 40 are connected, the side support portion 43 is inserted and fixed to the inner side of the memory body, and the memory package exhibits a more stable connection structure.

在這種連接結構中,記憶體本體30之寬度要比連接器40大, 在連接器40之尺寸固定之情況下,減小連接器40之寬度,在連接器40之尺寸固定之情況下,可以增加記憶體本體30之寬度。In this connection structure, the width of the memory body 30 is larger than that of the connector 40. In the case where the size of the connector 40 is fixed, the width of the connector 40 is reduced, and in the case where the size of the connector 40 is fixed, the width of the memory body 30 can be increased.

以上之說明不過係例示性地說明本發明,本發明所屬技術領域中之普通技術人員可以在不脫離本發明之技術思想之範圍內進行多樣之變形。The above description is merely illustrative of the invention, and various modifications may be made without departing from the spirit and scope of the invention.

因此,本發明之說明書公開之實施例不是限定本發明。本發明之範圍應當根據下面之申請專利範圍來解釋,屬於與其均等範圍內之所有技術也應解釋為包含在本發明之範圍內。Therefore, the embodiments disclosed in the specification of the present invention are not intended to limit the invention. The scope of the present invention should be construed as being included in the scope of the present invention.

30‧‧‧記憶體本體30‧‧‧ memory body

31‧‧‧印刷電路板31‧‧‧Printed circuit board

32‧‧‧模塑部32‧‧‧Molding Department

40‧‧‧連接器40‧‧‧Connector

41‧‧‧外殼41‧‧‧ Shell

42‧‧‧接合腳(9腳)42‧‧‧joining feet (9 feet)

43‧‧‧側面支承部43‧‧‧Side support

44‧‧‧末端面支承部44‧‧‧End face support

Claims (8)

一種記憶體封裝,包括:記憶體本體,於上表面之一側端部形成有測試用端子,在另一側形成有連接器接合用端子,在下表面安裝有各種元件而被模塑處理,其中,一測試裝置係放置於上述測試用端子上以記錄硬性軟體;以及連接器,接合於上述連接器接合用端子;其中,所述連接器具有一外殼,所述外殼的一端具有一插孔,所述外殼的另一端設有複數個接合腳,且所述外殼的兩側分別形成有用於接觸與支承所述記憶體本體之側面支承部。 A memory package comprising: a memory body having a test terminal formed at one side end portion of the upper surface, a connector bonding terminal formed on the other side, and various components mounted on the lower surface to be molded, wherein a test device placed on the test terminal to record a rigid soft body; and a connector coupled to the connector joint terminal; wherein the connector has a housing having a receptacle at one end thereof The other end of the outer casing is provided with a plurality of engaging legs, and two sides of the outer casing are respectively formed with side supporting portions for contacting and supporting the memory body. 如申請專利範圍第1項所述之記憶體封裝,其中,上述測試用端子係用於USB2.0之4腳端子。 The memory package according to claim 1, wherein the test terminal is used for a 4-pin terminal of USB2.0. 如申請專利範圍第1項所述之記憶體封裝,其中,上述連接器接合用端子係用於USB3.0之9腳端子。 The memory package according to claim 1, wherein the connector bonding terminal is used for a USB 3.0 9-pin terminal. 一種USB記憶體封裝,包括:COB類型即板上晶片封裝類型之記憶體本體,於PCB即印刷電路板之第1面上的一側端部形成有4腳接觸墊片,在所述第1面上的另一側形成有9腳接觸墊片,且在PCB之第2面安裝有各種元件而被模塑處理,其中,一測試裝置係放置於上述測試用端子上以記錄硬性軟體;以及USB連接器,藉由表面安裝技術接合在上述記憶體本體之9腳接觸墊片;其中,所述連接器具有一外殼,所述外殼的一端具有一插孔,所述外殼的另一端設有複數個接合腳,且所述外殼的兩側分別形成有用於接觸與支承所述記憶體本體之側面支承部。 A USB memory package comprising: a memory body of a COB type, that is, an on-chip chip package type, and a 4-foot contact pad formed on one end of the first surface of the PCB, that is, the printed circuit board, in the first The other side of the surface is formed with a 9-foot contact pad, and various components are mounted on the second surface of the PCB to be molded, wherein a test device is placed on the test terminal to record the hard software; a USB connector, a 9-foot contact pad bonded to the memory body by surface mounting technology; wherein the connector has a casing, the casing has a socket at one end, and the other end of the casing is provided with a plurality of And a side support portion for contacting and supporting the memory body is formed on each side of the outer casing. 如申請專利範圍第4項所述之USB記憶體封裝,其中,上述4腳接觸墊片作為測試用端子使用。 The USB memory package of claim 4, wherein the 4-foot contact pad is used as a test terminal. 一種USB記憶體封裝之製造方法,包括:於PCB即印刷電路板之上表面形成4腳接觸墊片和9腳接觸墊片之步驟;於上述PCB之下表面安裝各種元件並進行模塑處理而製造記憶體本體之步驟;及藉由上述4腳接觸墊片與測試裝置連接而在上述記憶體本體記錄硬性軟體之步驟。 A method for manufacturing a USB memory package, comprising: forming a 4-foot contact pad and a 9-foot contact pad on a surface of a PCB, that is, a printed circuit board; mounting various components on the lower surface of the PCB and performing molding processing a step of manufacturing a memory body; and a step of recording a rigid soft body on the memory body by connecting the 4-foot contact pad to the test device. 如申請專利範圍第6項所述之USB記憶體封裝之製造方法,其中還包括: 準備USB3.0連接器之步驟;將上述USB3.0連接器之9腳與上述9腳接觸墊片進行SMT接合之步驟。 The method for manufacturing a USB memory package according to claim 6, wherein the method further comprises: The step of preparing the USB3.0 connector; the step of SMT bonding the 9-pin of the USB3.0 connector and the 9-foot contact pad. 如申請專利範圍第6項所述之USB記憶體封裝之製造方法,其中,上述各種元件包括:快閃記憶體、控制器、被動元件等。 The method of manufacturing a USB memory package according to claim 6, wherein the various components include: a flash memory, a controller, a passive component, and the like.
TW102136365A 2013-07-16 2013-10-08 Usb memory package and manufacturing method thereof TWI489119B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020130083562A KR101502464B1 (en) 2013-07-16 2013-07-16 USB memory package and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TW201504642A TW201504642A (en) 2015-02-01
TWI489119B true TWI489119B (en) 2015-06-21

Family

ID=52572559

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102136365A TWI489119B (en) 2013-07-16 2013-10-08 Usb memory package and manufacturing method thereof

Country Status (2)

Country Link
KR (1) KR101502464B1 (en)
TW (1) TWI489119B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200822301A (en) * 2006-09-29 2008-05-16 Renesas Tech Corp Memory card and manufacturing method of the same
TWI330805B (en) * 2005-12-22 2010-09-21 Asustek Comp Inc Interface for a removable electrical card
TWM412498U (en) * 2011-05-12 2011-09-21 Power Quotient Int Co Ltd USB connector
TW201224783A (en) * 2010-10-13 2012-06-16 Runcore Shanghai Co Ltd Mobile storage expansion card and computer

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20090022481A (en) * 2007-08-30 2009-03-04 (주)테라빛 Circuit board built-in test pad for memory chip, and cob-type chip package including the same
KR101118237B1 (en) * 2011-05-03 2012-03-16 (주)테라빛 Portable memory device using of superspeed usb protocol
KR101228628B1 (en) * 2011-06-28 2013-01-31 주식회사 바른전자 5-pin connector which supports the universal serial bus 3.0 and usb memory package comprising such a 5-pin connector
KR101118236B1 (en) * 2011-08-09 2012-03-16 (주)테라빛 Cob-type portable memory device adapted for superspeed usb protocol

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI330805B (en) * 2005-12-22 2010-09-21 Asustek Comp Inc Interface for a removable electrical card
TW200822301A (en) * 2006-09-29 2008-05-16 Renesas Tech Corp Memory card and manufacturing method of the same
TW201224783A (en) * 2010-10-13 2012-06-16 Runcore Shanghai Co Ltd Mobile storage expansion card and computer
TWM412498U (en) * 2011-05-12 2011-09-21 Power Quotient Int Co Ltd USB connector

Also Published As

Publication number Publication date
KR20150009280A (en) 2015-01-26
TW201504642A (en) 2015-02-01
KR101502464B1 (en) 2015-03-18

Similar Documents

Publication Publication Date Title
US20030040139A1 (en) Spring contact for establishing non-permanent electrical connection between an integrated circuit device lead element and a substrate, apparatus including same and method of use
KR100675011B1 (en) Memory card pack
US10393799B2 (en) Electronic device package
TWI498828B (en) Storage interface module
JP2007027287A (en) Semiconductor device and its manufacturing process
KR101410866B1 (en) Semiconductor chip test socket and manufacturing method thereof
TWI519800B (en) Testing apparatus
TWI489119B (en) Usb memory package and manufacturing method thereof
TWM511699U (en) Electrical connector and ball grid array package assembly
KR102287237B1 (en) Insert assembly for receiving semiconductor device and test tray including the same
JP4594419B2 (en) Semiconductor device and semiconductor device connection confirmation method
TW201340113A (en) Embedded memory module and motherboard inserted with the same
CN105990725A (en) Semiconductor device and manufacturing method of terminal part for plug
US20160003869A1 (en) Test carrier
TWM597872U (en) Detachable probe card device
JP2009193677A (en) Adapter, socket, electronic device, and mounting method
JP2006253388A (en) Relay substrate
TWM364255U (en) Storage device
TWI612588B (en) Method and apparatus for testing a semiconductor package having a package on package (pop) design
CN203492061U (en) Mobile terminal circuit board assembly and mobile terminal
US20070164395A1 (en) Chip package with built-in capacitor structure
KR101065047B1 (en) NAND flash memory test system for MP3 player
JP2006294437A (en) Socket for package with pad exposed at ic rear face
TWI684009B (en) Socket for inspecting electronic components
KR20170047777A (en) Interface board and method of manufacturing the interface board