TWI473185B - Work bench - Google Patents

Work bench Download PDF

Info

Publication number
TWI473185B
TWI473185B TW101145516A TW101145516A TWI473185B TW I473185 B TWI473185 B TW I473185B TW 101145516 A TW101145516 A TW 101145516A TW 101145516 A TW101145516 A TW 101145516A TW I473185 B TWI473185 B TW I473185B
Authority
TW
Taiwan
Prior art keywords
working area
working
platform
panel
area
Prior art date
Application number
TW101145516A
Other languages
Chinese (zh)
Other versions
TW201423878A (en
Inventor
Yen Liang Lin
Original Assignee
Powertech Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powertech Technology Inc filed Critical Powertech Technology Inc
Priority to TW101145516A priority Critical patent/TWI473185B/en
Publication of TW201423878A publication Critical patent/TW201423878A/en
Application granted granted Critical
Publication of TWI473185B publication Critical patent/TWI473185B/en

Links

Landscapes

  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Description

工作平台 Work platform

本發明是有關於一種工作平台的結構,且特別是有關於一種進行打線接合(wire bonding)作業的工作平台的結構。 The present invention relates to the construction of a work platform, and more particularly to a structure of a work platform for performing a wire bonding operation.

半導體封裝的目的在於保護裸露的半導體元件例如晶片、降低晶片接點的密度及提供晶片良好的散熱。常見的封裝方法是晶片透過打線接合(wire bonding)或覆晶接合(flip chip bonding)等方式而安裝至一封裝載板,以使晶片上的接點可電性連接至封裝載板。因此,晶片的接點分佈可藉由封裝載板重新配置,以符合下一層級的外部元件的接點分佈。 The purpose of semiconductor packaging is to protect bare semiconductor components such as wafers, reduce the density of wafer contacts, and provide good heat dissipation from the wafer. A common packaging method is that the wafer is mounted to a loading board by wire bonding or flip chip bonding so that the contacts on the wafer can be electrically connected to the package carrier. Therefore, the contact distribution of the wafer can be reconfigured by the package carrier to conform to the junction distribution of the external components of the next level.

此外,縮小積體電路元件產品之體積一直是電子製造業上長久以來的目標之一。產品體積的縮小意味著生產成本的降低,也表示訊號之傳輸路徑的縮短,同時帶來產品性能提高的優點。 In addition, reducing the size of integrated circuit component products has been one of the long-standing goals of the electronics manufacturing industry. The reduction in product size means a reduction in production costs, and it also indicates a shortening of the transmission path of the signal and an advantage of improved product performance.

影響積體電路元件體積的關鍵因素之一,則在於封裝技術的改善。現今以導線架(leadframe)為晶片承載器(carrier)之封裝方式,仍是相當普及和廣泛應用的技術。四方扁平封裝(Quad Flat Package,QFP)結構即是常見之例。 One of the key factors affecting the volume of integrated circuit components is the improvement in packaging technology. Today, the use of leadframes as a package for wafer carriers is still a fairly popular and widely used technology. A Quad Flat Package (QFP) structure is a common example.

一般而言,於一工作平台上進行打線接合(wire bonding)作業過程時,導線架例如四方形平面無引腳封裝 (Quad Flat No lead package,QFN),需要經過工作平台或熱板高溫加熱方能焊線。加熱過程中,容易造成導線架過度氧化而引起脫層(delamination)的風險。更詳細而言,一般打線機台上之熱板都以鐵塊製作而成,且打線接合作業過程中,熱板的溫度會持續高達200℃以上,而這樣的溫度會對打線機台上正在進行打線接合作業過程的導線架,造成脫層(delamination)等風險。尤其是打線機台的機況不穩定或有特殊狀況時,導線架被持續烘烤的時間會增加,這會導致造成導線架脫層的風險更大。 In general, a lead frame such as a quad flat planar leadless package is used during a wire bonding operation on a work platform. (Quad Flat No lead package, QFN), it is necessary to pass the working platform or hot plate to heat the wire. During the heating process, it is easy to cause excessive oxidation of the lead frame and cause the risk of delamination. In more detail, the hot plates on the general wire machine are made of iron, and the temperature of the hot plate will continue to be as high as 200 °C during the wire bonding operation, and such temperature will be on the wire machine. Conducting the lead frame during the wire bonding process, causing risks such as delamination. In particular, when the condition of the wire machine is unstable or has special conditions, the lead frame is continuously baked for a longer period of time, which may cause a greater risk of delamination of the lead frame.

本發明提供一種工作平台,可以降低打線接合作業製程中因加熱過久造成產品產生脫層(delamination)的風險。 The invention provides a working platform, which can reduce the risk of delamination of the product due to excessive heating in the wire bonding operation process.

本發明提出一種工作平台,適用於將一積體電路元件打線接合至一線路板上的作業過程,包括一平板以及至少一嵌板。平板具有一上表面以及一下表面。上表面具有一工作區域以及圍繞工作區域之一非工作區域。非工作區域具有至少一凹槽。嵌板嵌置於凹槽內且嵌板之表面與非工作區域之表面實質上共面。其中積體電路元件之打線接合作業適於在上表面之工作區域進行。平板由第一材料所構成,且嵌板由第二材料所構成。第一材料不同於第二材料。 The present invention provides a work platform suitable for the operation of wire bonding an integrated circuit component to a circuit board, including a flat panel and at least one panel. The plate has an upper surface and a lower surface. The upper surface has a working area and a non-working area surrounding one of the working areas. The non-working area has at least one groove. The panel is embedded in the recess and the surface of the panel is substantially coplanar with the surface of the non-working area. The wire bonding operation of the integrated circuit component is adapted to be performed in the working area of the upper surface. The flat plate is composed of a first material and the panel is composed of a second material. The first material is different from the second material.

在本發明之一實施例中,上述之第一材料的熱傳導係數大於第二材料的熱傳導係數。 In an embodiment of the invention, the first material has a heat transfer coefficient greater than a heat transfer coefficient of the second material.

在本發明之一實施例中,上述之第二材料的熱傳導係 數小於該第一材料的熱傳導係數的1/2倍。 In an embodiment of the invention, the heat conduction system of the second material is The number is less than 1/2 times the heat transfer coefficient of the first material.

在本發明之一實施例中,上述之工作平台在工作區域之厚度大於在非工作區域的厚度,以使工作區域在上表面上高於非工作區域。。 In an embodiment of the invention, the working platform has a thickness in the working area that is greater than a thickness in the non-working area such that the working area is higher on the upper surface than the non-working area. .

在本發明之一實施例中,上述之嵌板的數目對應於凹槽的數目。 In an embodiment of the invention, the number of panels described above corresponds to the number of grooves.

在本發明之一實施例中,上述之第一材料為鐵。 In an embodiment of the invention, the first material is iron.

在本發明之一實施例中,上述之第二材料為陶瓷。 In an embodiment of the invention, the second material is ceramic.

在本發明之一實施例中,上述之工作區域適用於放置一導線架封裝元件並進行打線接合製程。 In an embodiment of the invention, the working area is adapted to place a leadframe package component and perform a wire bonding process.

在本發明之一實施例中,上述之工作區域適用於放置一四方形平面無引腳封裝元件並進行打線接合製程。 In one embodiment of the invention, the above-described working area is suitable for placing a square planar leadless package component and performing a wire bonding process.

基於上述,本發明之工作平台,藉由熱傳導係數較低的嵌板嵌入工作平台的非工作區域,使得在打線接合作業過程中非工作區域的工作溫度降低,以使降低因加熱過久造成導線架產生脫層的風險。 Based on the above, the working platform of the present invention is embedded in the non-working area of the working platform by the panel with low heat conductivity coefficient, so that the working temperature of the non-working area is reduced during the wire bonding operation, so as to reduce the wire caused by excessive heating. The rack creates the risk of delamination.

為讓本發明之上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。 The above described features and advantages of the present invention will be more apparent from the following description.

圖1繪示依照本發明之一實施例之工作平台的剖視圖。請參考圖1,本發明一實施例之工作平台100可以裝置於打線機台上以進行打線接合的作業。本實施例之工作平台100包括一平板110以及至少一嵌板120。平板110 具有一上表面112以及一下表面114。上表面112具有一工作區域112a以及圍繞工作區域112a之一非工作區域112b。在本實施例中,將一半導體元件50放置於上表面112之工作區域112a進行打線接合作業。本實施例之半導體元件50例如為一導線架或一四方形平面無引腳封裝元件(Quad Flat No lead package,QFN)。在其他實施例中可以將其他半導體元件放置於工作平台100上進行打線接合作業,對此本發明並未限制。 1 is a cross-sectional view of a work platform in accordance with an embodiment of the present invention. Referring to FIG. 1, a work platform 100 according to an embodiment of the present invention may be mounted on a wire binding machine for wire bonding work. The work platform 100 of this embodiment includes a flat plate 110 and at least one panel 120. Tablet 110 There is an upper surface 112 and a lower surface 114. The upper surface 112 has a working area 112a and a non-working area 112b surrounding one of the working areas 112a. In the present embodiment, a semiconductor element 50 is placed on the working area 112a of the upper surface 112 for wire bonding work. The semiconductor device 50 of this embodiment is, for example, a lead frame or a Quad Flat No lead package (QFN). Other semiconductor components may be placed on the work platform 100 for wire bonding operations in other embodiments, and the invention is not limited thereto.

為了避免如習知之打線機台上之熱板承受長時間之烘烤而導致導線架脫層的狀況發生,本實施例之工作平台100的非工作區域112b具有至少一凹槽R以嵌入烘烤時溫度不會太高之嵌板120。圖2為圖1之工作平台的俯視圖。請同時參考圖1以及圖2,嵌板120嵌置於凹槽R內且嵌板120之表面與非工作區域112b之表面實質上共面。在本實施例中,非工作區域112b之凹槽R的數目為兩個且設置於工作區域112a的兩側為舉例。因此,嵌板120相對應凹槽R也設置為兩個。然而,在其他實施例中,凹槽R的數目與位置都可以依照需求來設置,本發明並未限於此。 The non-working area 112b of the working platform 100 of the present embodiment has at least one groove R for embedded baking in order to avoid the situation that the lead frame is delaminated due to the long-time baking of the hot plate on the wire bonding machine. The panel 120 is not too hot. 2 is a top plan view of the work platform of FIG. 1. Referring to both FIG. 1 and FIG. 2, the panel 120 is embedded in the recess R and the surface of the panel 120 is substantially coplanar with the surface of the non-working area 112b. In the present embodiment, the number of the grooves R of the non-working area 112b is two and is disposed on both sides of the working area 112a as an example. Therefore, the panel 120 corresponding to the groove R is also provided in two. However, in other embodiments, the number and position of the grooves R may be set as desired, and the present invention is not limited thereto.

在本實施例中,如圖2所示,兩個凹槽R設置於工作區域112a的兩側,而兩塊嵌板120分別嵌入於凹槽R內。本實施例之嵌板120於上表面112a上的面積和與非工作區域112b的面積設置為大致上相等。換言之,兩塊嵌板120佔上表面112上的面積與非工作區域的面積比例幾乎為100%。然而,在其他實施例中可依照不同的需求設置嵌板 120於上表面112a上的面積與非工作區域112b的面積比例,本發明並未限於此。 In this embodiment, as shown in FIG. 2, two grooves R are disposed on both sides of the working area 112a, and two panels 120 are respectively embedded in the grooves R. The area of the panel 120 of the present embodiment on the upper surface 112a and the area of the non-working area 112b are set to be substantially equal. In other words, the ratio of the area of the two panels 120 on the upper surface 112 to the area of the non-working area is almost 100%. However, in other embodiments, the panels can be set according to different needs. The ratio of the area on the upper surface 112a to the area of the non-working area 112b is not limited to the present invention.

如圖1所示,由於本實施例之嵌板120為板塊形狀,故將凹槽R也對應地設置以容納嵌板120,且凹槽R之容積實質上等於嵌板120之體積。在其他未繪示的實施例中,凹槽R的形狀可以設置為具有溝槽的形狀,而嵌板120可以對應地設置為具有凸起的形狀,以牢固地將嵌板120嵌入於凹槽R內。對此,本發明並未限制。 As shown in FIG. 1, since the panel 120 of the present embodiment is in the shape of a panel, the recess R is also correspondingly disposed to accommodate the panel 120, and the volume of the recess R is substantially equal to the volume of the panel 120. In other embodiments not shown, the shape of the groove R may be set to have a shape of a groove, and the panel 120 may be correspondingly provided with a convex shape to firmly insert the panel 120 into the groove. Within R. In this regard, the invention is not limited.

在本實施例中,平板110由第一材料所構成,且嵌板120由第二材料所構成。第一材料不同於第二材料。第一材料例如為鐵,而鐵的熱傳導係數大約為80.4W/m.K。第二材料例如為陶瓷,而陶瓷的熱傳導係數大約為20~28W/m.K。如此,配置於非工作區域112b的材料之導係數小於配置於工作區域112a的材料之熱傳導係數的1/2倍,而這樣的配置,可以使工作平台100承受長時間持續高溫烘烤時的非工作區域112b的溫度明顯下降。另外,以這樣的配置,在打線接合作業過程中,以工作區域112a的作業溫度大約200℃而言,非工作區域112b的作業溫度可下降至110~200℃,即工作區域112a與非工作區域112b約有80~90℃的溫差。因此,可以避免打線接合過程中長時間烘烤而高溫導致導線架產生脫層的風險。 In the present embodiment, the flat plate 110 is composed of a first material, and the panel 120 is composed of a second material. The first material is different from the second material. The first material is, for example, iron, and the heat transfer coefficient of iron is about 80.4 W/m. K. The second material is, for example, ceramic, and the thermal conductivity of the ceramic is about 20~28W/m. K. As such, the conductivity of the material disposed in the non-working region 112b is less than 1/2 times the thermal conductivity of the material disposed in the working region 112a, and such a configuration allows the working platform 100 to withstand long periods of high temperature baking. The temperature of the working area 112b is significantly lowered. In addition, in such a configuration, during the wire bonding operation, the working temperature of the non-working area 112b can be lowered to 110 to 200 ° C, that is, the working area 112a and the non-working area, with the working temperature of the working area 112a being about 200 ° C. 112b has a temperature difference of 80~90 °C. Therefore, it is possible to avoid the risk of long-term baking during the wire bonding process and high temperature causing delamination of the lead frame.

本實施例之工作平台100的製作方式,例如可以利用平板110與嵌板120的不同的材料性質,使用熱漲冷縮原理先將平板110加熱,使得凹槽R的容積大於嵌板120之 體積,可以輕易將嵌板120嵌入凹槽R內,冷卻後平板110體積縮小可以剛好與嵌板120之間形成緊配的關係。然而,在其他實施例中嵌板120嵌入平板110之凹槽R的方式可以是粉末冶金製程製作,對此本發明並未限制。 For example, the working platform 100 of the embodiment can be used to heat the flat plate 110 by using the different material properties of the flat plate 110 and the panel 120, so that the volume of the groove R is larger than that of the panel 120. The volume can easily embed the panel 120 in the recess R. After cooling, the panel 110 can be compacted to form a tight relationship with the panel 120. However, in other embodiments, the manner in which the panel 120 is embedded in the recess R of the flat plate 110 may be a powder metallurgy process, and the invention is not limited thereto.

此外,在本實施例中,工作平台100在工作區域112a之厚度大於在非工作區域112b的厚度,且工作區域112b在上表面112上高於非工作區域112b。更詳細而言,如圖1所示,為了方便作業,本實施例將上表面112的工作區域112a設計為高度高於非工作區域112b。 Further, in the present embodiment, the thickness of the work platform 100 in the work area 112a is greater than the thickness of the non-working area 112b, and the work area 112b is higher on the upper surface 112 than the non-working area 112b. In more detail, as shown in FIG. 1, in order to facilitate the work, the present embodiment designs the working area 112a of the upper surface 112 to be higher in height than the non-working area 112b.

綜上所述,本發明之工作平台,藉由熱傳導係數較低的嵌板嵌入工作平台的非工作區域,使得在打線接合作業過程中非工作區域的工作溫度降低,以使降低因加熱過久造成導線架產生脫層的風險。因此,利用本發明之結構簡單的工作平台於打線機台上,可以避免產品因長時間恆溫下烘烤而產生脫層的風險,進一步提升產品良率。 In summary, the working platform of the present invention is embedded in the non-working area of the working platform by the panel with lower heat conductivity coefficient, so that the working temperature of the non-working area is reduced during the wire bonding operation, so that the heating is too long. Causes the risk of delamination of the lead frame. Therefore, by using the simple working platform of the invention on the wire machine, the risk of delamination of the product due to baking under a constant temperature can be avoided, and the product yield is further improved.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明之精神和範圍內,當可作些許之更動與潤飾,故本發明之保護範圍當視後附之申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the invention, and any one of ordinary skill in the art can make some modifications and refinements without departing from the spirit and scope of the invention. The scope of the invention is defined by the scope of the appended claims.

50‧‧‧半導體元件 50‧‧‧Semiconductor components

100‧‧‧工作平台 100‧‧‧Working platform

110‧‧‧平板 110‧‧‧ tablet

112‧‧‧上表面 112‧‧‧ upper surface

112a‧‧‧工作區域 112a‧‧‧Working area

112b‧‧‧非工作區域 112b‧‧‧Non-work area

114‧‧‧下表面 114‧‧‧ lower surface

120‧‧‧嵌板 120‧‧‧ panels

R‧‧‧凹槽 R‧‧‧ groove

圖1繪示依照本發明之一實施例之工作平台的剖視圖。 1 is a cross-sectional view of a work platform in accordance with an embodiment of the present invention.

圖2為圖1之工作平台的俯視圖。 2 is a top plan view of the work platform of FIG. 1.

50‧‧‧半導體元件 50‧‧‧Semiconductor components

100‧‧‧工作平台 100‧‧‧Working platform

110‧‧‧平板 110‧‧‧ tablet

112‧‧‧上表面 112‧‧‧ upper surface

112a‧‧‧工作區域 112a‧‧‧Working area

112b‧‧‧非工作區域 112b‧‧‧Non-work area

114‧‧‧下表面 114‧‧‧ lower surface

120‧‧‧嵌板 120‧‧‧ panels

Claims (9)

一種工作平台,適用於將一積體電路元件打線接合至一線路板上的作業過程,包括:一平板,具有一上表面以及一下表面,該上表面具有一工作區域以及圍繞該工作區域之一非工作區域,該非工作區域具有至少一凹槽;以及至少一嵌板,嵌置於該凹槽內,且該嵌板之表面與該非工作區域之表面實質上共面,其中該積體電路元件之打線接合作業是在該上表面之該工作區域進行,該平板由一第一材料所構成,且該嵌板由一第二材料所構成,該第一材料不同於該第二材料。 A work platform suitable for wire bonding an integrated circuit component to a circuit board, comprising: a flat plate having an upper surface and a lower surface, the upper surface having a working area and surrounding the working area a non-working area having at least one recess; and at least one panel embedded in the recess, and a surface of the panel being substantially coplanar with a surface of the non-working area, wherein the integrated circuit component The wire bonding operation is performed on the working area of the upper surface, the flat plate is composed of a first material, and the panel is composed of a second material different from the second material. 如申請專利範圍第1項所述之工作平台,其中該第一材料的熱傳導係數大於該第二材料的熱傳導係數。 The working platform of claim 1, wherein the first material has a heat transfer coefficient greater than a heat transfer coefficient of the second material. 如申請專利範圍第2項所述之工作平台,其中該第二材料的熱傳導係數小於該第一材料的熱傳導係數的1/2倍。 The working platform of claim 2, wherein the second material has a heat transfer coefficient less than 1/2 times a heat transfer coefficient of the first material. 如申請專利範圍第1項所述之工作平台,其中該工作平台在該工作區域之厚度大於在該非工作區域的厚度,以使該工作區域在該上表面上高於該非工作區域。 The work platform of claim 1, wherein the working platform has a thickness in the working area that is greater than a thickness in the non-working area such that the working area is higher on the upper surface than the non-working area. 如申請專利範圍第1項所述之工作平台,其中該嵌板的數目對應於該凹槽的數目。 The work platform of claim 1, wherein the number of the panels corresponds to the number of the grooves. 如申請專利範圍第1項所述之工作平台,其中該第一材料為鐵。 The working platform of claim 1, wherein the first material is iron. 如申請專利範圍第1項所述之工作平台,其中該第 二材料為陶瓷。 For example, the working platform described in claim 1 of the patent scope, wherein the The second material is ceramic. 如申請專利範圍第1項所述之工作平台,其中該工作區域用於放置一導線架封裝元件並進行打線接合製程。 The work platform of claim 1, wherein the work area is for placing a lead frame package component and performing a wire bonding process. 如申請專利範圍第8項所述之工作平台,其中該工作區域用於放置一四方形平面無引腳封裝元件並進行打線接合製程。 The working platform of claim 8, wherein the working area is for placing a square planar leadless package component and performing a wire bonding process.
TW101145516A 2012-12-04 2012-12-04 Work bench TWI473185B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW101145516A TWI473185B (en) 2012-12-04 2012-12-04 Work bench

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101145516A TWI473185B (en) 2012-12-04 2012-12-04 Work bench

Publications (2)

Publication Number Publication Date
TW201423878A TW201423878A (en) 2014-06-16
TWI473185B true TWI473185B (en) 2015-02-11

Family

ID=51394128

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101145516A TWI473185B (en) 2012-12-04 2012-12-04 Work bench

Country Status (1)

Country Link
TW (1) TWI473185B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002093984A (en) * 2000-09-14 2002-03-29 Miyachi Technos Corp Lead frame brazing method in electronic component package
CN201769350U (en) * 2010-04-16 2011-03-23 郭戈 Quick forming workbench

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002093984A (en) * 2000-09-14 2002-03-29 Miyachi Technos Corp Lead frame brazing method in electronic component package
CN201769350U (en) * 2010-04-16 2011-03-23 郭戈 Quick forming workbench

Also Published As

Publication number Publication date
TW201423878A (en) 2014-06-16

Similar Documents

Publication Publication Date Title
US9613888B2 (en) Semiconductor device and semiconductor module
US9502339B2 (en) Resin-encapsulated semiconductor device and its manufacturing method
US7879653B2 (en) Leadless semiconductor package with electroplated layer embedded in encapsulant and the method for manufacturing the same
US8586419B2 (en) Semiconductor packages including die and L-shaped lead and method of manufacture
TW200644205A (en) An integrated circuit package device with improved bond pad connections, a leadframe and an electronic device
US7902663B2 (en) Semiconductor package having stepwise depression in substrate
TWI473185B (en) Work bench
TW201042734A (en) Quad flat package structure having exposed heat sink, electronic assembly and manufacturing methods thereof
CN201623107U (en) Packaging structure of printed circuit board with flip chip and radiating block connected with external radiating board
TW201545237A (en) Semiconductor package method and heat equipment disposed in the semiconductor package equipment
CN201623045U (en) Package structure for inverted T radiating block inversed on chip with embedded inner lead and provided with locking hole
CN201751988U (en) Encapsulation structure of external radiator with resin circuit board and invertedly-mounted chip
TWI242860B (en) Semiconductor package with heat dissipating structure
CN201623122U (en) Packaging structure of printed circuit board chip flip belt locking hole radiating block
CN201623031U (en) Package structure for radiating block inversed on chip with embedded inner lead
TW201541574A (en) Thermally-enhanced semiconductor 3D package-on-package stacked device
CN201623077U (en) Package structure of external heat-dissipating plate of heat dissipation part of resin circuit board chip flip
CN201623112U (en) Package structure for radiating block externally connected with radiating plate and inversed on chip with exposed inner lead
KR20140039563A (en) Process of encapsulating non-rigid substrate and the substrate
CN201751982U (en) Encapsulation structure provided with embedded inner feet, invertedly-installed chip, rectangular radiation block with lock hole, and external radiator
CN201623088U (en) Package structure for inverted T radiating block inversed on chip with embedded inner lead
CN201629306U (en) Rectangular locking hole radiating block encapsulating structure of flip chip with embedded inner pin
CN201623035U (en) Completely-coated package structure for radiating block inversed on chip with embedded inner lead
CN201623042U (en) Package structure for rectangular radiating block inversed on chip with embedded inner lead
CN201629325U (en) Packaging structure with printed circuit board, flip chip and fully encapsulated heat dissipating block

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees