TWI466610B - Package structure and method for manufacturing same - Google Patents

Package structure and method for manufacturing same Download PDF

Info

Publication number
TWI466610B
TWI466610B TW101148309A TW101148309A TWI466610B TW I466610 B TWI466610 B TW I466610B TW 101148309 A TW101148309 A TW 101148309A TW 101148309 A TW101148309 A TW 101148309A TW I466610 B TWI466610 B TW I466610B
Authority
TW
Taiwan
Prior art keywords
hole
layer
conductive
film
copper foil
Prior art date
Application number
TW101148309A
Other languages
Chinese (zh)
Other versions
TW201424501A (en
Inventor
Taekoo Lee
Original Assignee
Zhen Ding Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhen Ding Technology Co Ltd filed Critical Zhen Ding Technology Co Ltd
Publication of TW201424501A publication Critical patent/TW201424501A/en
Application granted granted Critical
Publication of TWI466610B publication Critical patent/TWI466610B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Description

封裝結構及其製作方法 Package structure and manufacturing method thereof

本發明涉及電路板製作技術,尤其涉及一種封裝結構及其製作方法。 The invention relates to a circuit board manufacturing technology, in particular to a package structure and a manufacturing method thereof.

業界常用之封裝結構之製作方法之一為:提供一覆銅芯板,所述覆銅芯板包括第一導電線路層、第一絕緣層及第二導電線路層;於所述覆銅芯板上形成一貫通所述覆銅芯板之貫通孔;提供一電子元器件、第一外層導電層、第二絕緣層、第三絕緣層及第二外層導電層,其中,所述電子元器件之高度與所述覆銅芯板之第一絕緣層之厚度相當,所述電子元器件之尺寸小於所述貫通孔之尺寸,所述第二絕緣層及第三絕緣層具有半固化性質;將所述電子元器件置於所述貫通孔內,使所述電子元器件與所述覆銅芯板不相接觸,並將第二絕緣層及第一外層導電層依次疊合於所述第一導電線路層上,以及將第三絕緣層及第二外層導電層依次疊合於所述第二導電線路層上,從而形成有疊合板,壓合所述疊合板從而使所述第一外層導電層、第二絕緣層、第一導電線路層、第一絕緣層、第二導電線路層、第三絕緣層及第二外層導電層固化為一體,形成覆銅基板,因所述第二絕緣層及第三絕緣層加熱具有流動性,故,所述電子元器件被固定封裝於所述覆銅基板內並被 所述第二絕緣層及第三絕緣層包圍;將所述第一外層導電層及第二外層導電層形成線路,以及藉由形成導電孔等流程將所述電子元器件及所述第一外層導電層電連接,即形成內埋有元件之封裝結構。 One of the manufacturing methods of the package structure commonly used in the industry is: providing a copper-clad core board, the copper-clad core board comprising a first conductive circuit layer, a first insulating layer and a second conductive circuit layer; Forming a through hole penetrating through the copper core plate; providing an electronic component, a first outer conductive layer, a second insulating layer, a third insulating layer and a second outer conductive layer, wherein the electronic component The height is equivalent to the thickness of the first insulating layer of the copper-clad core board, the size of the electronic component is smaller than the size of the through-hole, and the second insulating layer and the third insulating layer have semi-curing properties; The electronic component is placed in the through hole, the electronic component is not in contact with the copper core plate, and the second insulating layer and the first outer conductive layer are sequentially laminated on the first conductive And a third insulating layer and a second outer conductive layer are sequentially laminated on the second conductive circuit layer, thereby forming a laminated plate, and pressing the laminated plate to make the first outer conductive layer , second insulating layer, first conductive circuit layer The first insulating layer, the second conductive circuit layer, the third insulating layer and the second outer conductive layer are solidified to form a copper-clad substrate, and the second insulating layer and the third insulating layer are heated to have fluidity. The electronic component is fixedly packaged in the copper clad substrate and is The second insulating layer and the third insulating layer are surrounded; the first outer conductive layer and the second outer conductive layer are formed into a line, and the electronic component and the first outer layer are formed by forming a conductive hole or the like The conductive layer is electrically connected, that is, a package structure in which components are embedded.

目前,電子產品之體積日趨縮小,也要求封裝結構向更薄化發展。惟,上述方法製作之封裝結構中,為了於第一絕緣層之貫通孔內容置所述電子元器件,必須設置所述第一絕緣層之厚度與所述電子元器件之厚度相當,從而限制了所述第一絕緣層之厚度使所述第一絕緣層不能減薄,進而也限制了所述封裝結構之整體厚度之變薄。因此,如何開發出新穎之薄型封裝結構製作工藝以及新穎之薄型封裝結構,以符合應用電子產品對於尺寸、外型輕薄化之需求,實為相關業者努力之一大重要目標。 At present, the volume of electronic products is shrinking, and the package structure is also required to be thinner. However, in the package structure fabricated by the above method, in order to place the electronic component in the through hole of the first insulating layer, the thickness of the first insulating layer must be set to be equivalent to the thickness of the electronic component, thereby limiting The thickness of the first insulating layer is such that the first insulating layer cannot be thinned, which in turn limits the thinning of the overall thickness of the package structure. Therefore, how to develop a novel thin package structure manufacturing process and a novel thin package structure to meet the demand for the size and appearance of the application electronic product is an important goal of the related industry.

有鑒於此,有必要提供一種封裝結構及其製造方法,以降低封裝結構之整體厚度,以符合市場產品輕薄化之需求。 In view of this, it is necessary to provide a package structure and a manufacturing method thereof to reduce the overall thickness of the package structure to meet the demand for light and thin products in the market.

一種封裝結構之製作方法,其包括以下步驟:提供一第一銅箔,每個貼裝區內至少具有一個貫穿所述第一銅箔之第一通孔;於所述貼裝區形成一層非導電膠層,提供至少一個元件,將每個元件藉由所述非導電膠層固定於一個所述貼裝區,所述元件具有複數與所述第一通孔一一對應之電極;提供一內層芯板,所述內層芯板形成有至少一個貫通所述內層芯板之第二通孔,每個所述第二通孔與一個所述元件相對應,每個所述第二通孔之尺寸大於與所述第二通孔對應之所述元件之尺寸;提供一第一膠片、第二膠片及第二銅箔,其中,所述第一膠片形成有至少一個貫通所述第一 膠片之第四通孔,每個所述第四通孔與一個所述元件相對應,每個所述第四通孔之尺寸大於與所述第四通孔對應之所述元件之尺寸;依次疊合所述第一銅箔、第一膠片、內層芯板、第二膠片及第二銅箔形成疊合結構,其中,所述元件穿過所述第四通孔並容置於所述第二通孔內;熱壓合所述疊合結構使所述第一膠片及第二膠片固化並將所述元件固定包圍;於與所述第一通孔對應之所述第一銅箔與元件之間之非導電膠層上形成第五通孔,於所述第一通孔及第五通孔之孔壁形成電鍍金屬層形成第一導電孔,其中,所述第一導電孔電連接所述第一銅箔及所述電極;以及將所述第一銅箔製作形成第一外層導電線路層,將所述第二銅箔製作形成第二外層導電線路層,從而形成封裝結構。 A manufacturing method of a package structure, comprising the steps of: providing a first copper foil, each of the mounting regions having at least one first through hole penetrating the first copper foil; forming a layer of non-distribution in the mounting area a conductive adhesive layer providing at least one component, each component being fixed to one of the mounting regions by the non-conductive adhesive layer, the component having a plurality of electrodes corresponding to the first through holes; An inner core plate, the inner core plate being formed with at least one second through hole penetrating the inner core plate, each of the second through holes corresponding to one of the elements, each of the second The through hole has a size larger than a size of the component corresponding to the second through hole; a first film, a second film, and a second copper foil are provided, wherein the first film is formed with at least one through One a fourth through hole of the film, each of the fourth through holes corresponding to one of the elements, each of the fourth through holes having a size larger than a size of the element corresponding to the fourth through hole; Laminating the first copper foil, the first film, the inner core board, the second film, and the second copper foil to form a laminated structure, wherein the element passes through the fourth through hole and is accommodated in the a second through hole; thermocompression bonding the laminated structure to cure the first film and the second film and surrounding the component; and the first copper foil corresponding to the first through hole Forming a fifth through hole on the non-conductive adhesive layer between the components, forming a plated metal layer on the hole walls of the first through hole and the fifth through hole to form a first conductive hole, wherein the first conductive hole is electrically connected The first copper foil and the electrode; and the first copper foil is formed into a first outer conductive layer, and the second copper foil is formed into a second outer conductive layer to form a package structure.

一種封裝結構,其藉由上述之封裝結構之製作方法製作而成,所述封裝結構包括依次排列之第一外層導電線路層、第一膠片、內層芯板、第二膠片及第二外層導電線路層;所述第一外層導電線路層形成有複數第一通孔;所述第一膠片形成有至少一個第四通孔;所述內層芯板形成有至少一個第二通孔,所述第二通孔與所述第四通孔位置對應;所述封裝結構還包括至少一個元件,每個所述元件穿設於一個所述第四通孔內並容置於一個與所述第四通孔對應之所述第二通孔內,且每個所述元件藉由一非導電膠層與所述第一外層導電線路層相貼,所述非導電膠層上形成有第五通孔,所述第五通孔與所述第一通孔對應,所述元件具有複數與所述第一通孔一一對應之電極,且所述複數第一通孔及第五通孔孔壁形成有電鍍金屬層,每個電極藉由所述電鍍金屬與所述第一外層導電線路層電連接。 A package structure is fabricated by the above-described manufacturing method of a package structure, wherein the package structure includes a first outer conductive layer, a first film, an inner core, a second film, and a second outer layer which are sequentially arranged. a circuit layer; the first outer conductive layer is formed with a plurality of first through holes; the first film is formed with at least one fourth through hole; and the inner core plate is formed with at least one second through hole, a second through hole corresponding to the fourth through hole position; the package structure further includes at least one component, each of the components is disposed in one of the fourth through holes and accommodated in the fourth and fourth a through hole corresponding to the second through hole, and each of the elements is adhered to the first outer conductive layer by a non-conductive adhesive layer, and a fifth through hole is formed on the non-conductive adhesive layer The fifth through hole corresponds to the first through hole, the element has a plurality of electrodes corresponding to the first through hole, and the plurality of first through holes and the fifth through hole wall are formed Electroplated metal layer, each electrode by the electroplated metal and A wiring layer electrically connected to the conductive layer.

本技術方案之封裝結構及封裝結構之製作方法中,所述內層芯板內開設有與所述元件位置對應之第二通孔,所述第一膠片與所述元件對應之位置開設有第四通孔,從而所述元件可以同時容置於所述內層芯板之第二通孔及所述第四通孔內,即,所述元件之厚度可以與所述內層芯板及所述第一膠片之厚度之和相當,而所述內層芯板可以為雙面板或兩層以上之多層板,從而所述絕緣層之厚度可以小於甚至遠小於所述元件之厚度,從而所述絕緣層之厚度較先前技術可以減薄,進而也使所述封裝結構之整體厚度之變薄,符合市場產品輕薄化之需求。 In the manufacturing method of the package structure and the package structure of the present invention, the inner core board is provided with a second through hole corresponding to the position of the component, and the first film is provided with a position corresponding to the component. a through hole, so that the component can be accommodated in the second through hole and the fourth through hole of the inner core board at the same time, that is, the thickness of the element can be compared with the inner core plate and the The sum of the thicknesses of the first film is equivalent, and the inner core plate may be a double plate or a multilayer plate of two or more layers, so that the thickness of the insulating layer may be smaller or even smaller than the thickness of the element, so that The thickness of the insulating layer can be thinner than the prior art, and the thickness of the entire package structure is also thinned, which meets the demand for lighter and thinner products in the market.

100‧‧‧承載板 100‧‧‧ carrying board

110‧‧‧第一銅箔 110‧‧‧First copper foil

111‧‧‧第一通孔 111‧‧‧First through hole

112‧‧‧通孔組 112‧‧‧through hole group

113‧‧‧貼裝區 113‧‧‧Placement area

120‧‧‧非導電膠層 120‧‧‧Non-conductive adhesive layer

130‧‧‧元件 130‧‧‧ components

131‧‧‧電極 131‧‧‧electrode

140‧‧‧內層芯板 140‧‧‧ Inner core board

141‧‧‧第一內層導電線路層 141‧‧‧First inner conductive layer

142‧‧‧絕緣層 142‧‧‧Insulation

143‧‧‧第二內層導電線路層 143‧‧‧Second inner conductive layer

144‧‧‧第二通孔 144‧‧‧second through hole

145‧‧‧第三通孔 145‧‧‧ third through hole

146‧‧‧導電金屬層 146‧‧‧ Conductive metal layer

150‧‧‧第一膠片 150‧‧‧first film

160‧‧‧第二膠片 160‧‧‧second film

170‧‧‧第二銅箔 170‧‧‧second copper foil

200‧‧‧疊合結構 200‧‧ ‧ superposed structure

210‧‧‧疊合基板 210‧‧‧Multilayer substrate

151‧‧‧第四通孔 151‧‧‧fourth through hole

121‧‧‧第五通孔 121‧‧‧5th through hole

211‧‧‧第一盲孔 211‧‧‧ first blind hole

212‧‧‧第二盲孔 212‧‧‧Second blind hole

213‧‧‧第一切口 213‧‧‧ first incision

214‧‧‧第二切口 214‧‧‧second incision

215‧‧‧第一導電孔 215‧‧‧First conductive hole

216‧‧‧第二導電孔 216‧‧‧Second conductive hole

217‧‧‧第三導電孔 217‧‧‧Three conductive holes

218‧‧‧電鍍金屬層 218‧‧‧Electroplated metal layer

219‧‧‧第一面銅 219‧‧‧ first copper

220‧‧‧第二面銅 220‧‧‧Second copper

180‧‧‧第一外層導電線路層 180‧‧‧First outer conductive layer

190‧‧‧第二外層導電線路層 190‧‧‧Second outer conductive layer

300‧‧‧封裝結構 300‧‧‧Package structure

圖1係本技術方案實施例提供之疊合於一起之承載板及第一銅箔之剖面示意圖。 1 is a schematic cross-sectional view of a carrier board and a first copper foil laminated together according to an embodiment of the present technical solution.

圖2係本技術方案實施例提供之於疊合於一起之承載板及第一銅箔形成第一通孔之剖面示意圖。 FIG. 2 is a schematic cross-sectional view showing a carrier plate and a first copper foil laminated on a first through hole, which are provided in an embodiment of the present invention.

圖3係本技術方案實施例提供之於疊合於一起之承載板及第一銅箔上固定元件後之剖面示意圖。 FIG. 3 is a schematic cross-sectional view showing the carrier plate and the first copper foil fixing component provided in the embodiment of the present invention.

圖4係本技術方案實施例提供之內層芯板之剖面示意圖。 4 is a schematic cross-sectional view of an inner core plate provided by an embodiment of the present technical solution.

圖5係本技術方案實施例提供之疊合結構之剖面示意圖。 FIG. 5 is a schematic cross-sectional view of a stacked structure provided by an embodiment of the present technical solution.

圖6係本技術方案實施例提供之疊合基板之剖面示意圖。 FIG. 6 is a schematic cross-sectional view of a superposed substrate according to an embodiment of the present technical solution.

圖7係本技術方案實施例提供之去除疊合基板之第一通孔內之非導電膠層以及於疊合基板形成第一盲孔及第二盲孔之剖面示意圖。 FIG. 7 is a schematic cross-sectional view showing the non-conductive rubber layer in the first through hole of the laminated substrate and the first blind hole and the second blind hole in the laminated substrate provided by the embodiment of the present invention.

圖8係本技術方案實施例提供之將第一通孔、第一盲孔及第二盲孔製作形成第一導電孔、第二導電孔即第三導電孔之剖面示意圖。 FIG. 8 is a schematic cross-sectional view showing the first via hole, the first blind via hole, and the second blind via hole formed in the first through hole, the second conductive via, and the second conductive via, which are provided in the embodiment of the present invention.

圖9係本技術方案實施例提供之封裝結構之剖面示意圖。 FIG. 9 is a schematic cross-sectional view of a package structure provided by an embodiment of the present technical solution.

下面將結合附圖及實施例對本技術方案提供之封裝結構及封裝結構之製作方法作進一步之詳細說明。 The method for fabricating the package structure and the package structure provided by the present technical solution will be further described in detail below with reference to the accompanying drawings and embodiments.

本技術方案實施例提供之封裝結構之製作方法包括以下步驟: The manufacturing method of the package structure provided by the embodiment of the technical solution includes the following steps:

第一步,請參閱圖1,提供一承載板100及一與所述承載板100疊合於一起之第一銅箔110。 In the first step, referring to FIG. 1, a carrier board 100 and a first copper foil 110 stacked with the carrier board 100 are provided.

本實施例中,所述第一銅箔110及所述承載板100均為長方形且尺寸相同。所述第一銅箔110之厚度為電路板製作中銅箔之常用之厚度,優選為9微米-35微米。所述承載板100起支撐所述第一銅箔110之作用,所述承載板100可以為金屬板如銅板、鋁板、鋼板等,也可以為電路板製作中常用之覆銅基板、未覆銅箔之基板或其他耐熱硬質材料等,只要可起到支撐作用即可。本實施例中,所述承載板100材質與所述第一銅箔110材質相同,為銅板,以與所述第一銅箔110有相當之漲縮等。推薦所述承載板100之厚度為35微米以上,以能起到較好之支撐作用。 In this embodiment, the first copper foil 110 and the carrier plate 100 are both rectangular and have the same size. The thickness of the first copper foil 110 is a common thickness of the copper foil in the circuit board fabrication, preferably from 9 micrometers to 35 micrometers. The carrier board 100 functions to support the first copper foil 110. The carrier board 100 may be a metal plate such as a copper plate, an aluminum plate, a steel plate, or the like, or may be a copper-clad substrate or an uncoated copper commonly used in circuit board fabrication. The substrate of the foil or other heat-resistant hard material may be used as a support. In this embodiment, the material of the carrier plate 100 is the same as that of the first copper foil 110, and is a copper plate, which has a similar expansion and contraction with the first copper foil 110. It is recommended that the thickness of the carrier plate 100 is 35 micrometers or more to provide a better supporting effect.

第二步,請參閱圖2-3,於疊合之所述承載板100及第一銅箔110上形成複數第一通孔111。 In the second step, referring to FIG. 2-3, a plurality of first through holes 111 are formed on the carrier board 100 and the first copper foil 110 stacked.

藉由機械鑽孔或雷射鑽孔形成所述第一通孔111。所述第一通孔111之數量及分佈根據待埋入之元件之數量、類別以及佈線設計 之需要設定。複數所述第一通孔111組成至少一個通孔組112,每個通孔組112包括至少一個所述第一通孔111,每個通孔組112對應一個待埋入之元件。所述第一銅箔110背向所述承載板100之面上分佈有至少一個貼裝區113,每個貼裝區113內具有一個與其對應之一個通孔組112且遠離其他之通孔組112。本實施例中,所述第一通孔111之數量為兩個,兩個所述第一通孔111形成一個通孔組112,所述通孔組112對應一個待埋入之元件,所述貼裝區113內具有所述通孔組112即具有兩個所述第一通孔111。所述貼裝區113之形狀可為任意形狀,如圓形、方形及橢圓形等,優選所述貼裝區113之形狀與待埋入之元件之待貼於貼裝區113之表面形狀相同。優選所述貼裝區113之尺寸略大於待埋入之元件之待貼於貼裝區113之表面之尺寸。 The first through hole 111 is formed by mechanical drilling or laser drilling. The number and distribution of the first through holes 111 are based on the number, type, and wiring design of the components to be buried. Need to set. The plurality of first through holes 111 constitute at least one through hole group 112, and each of the through hole groups 112 includes at least one of the first through holes 111, and each of the through hole groups 112 corresponds to an element to be buried. The first copper foil 110 is disposed on the surface of the carrier plate 100 with at least one mounting area 113. Each of the mounting areas 113 has a corresponding through hole group 112 and is away from the other through hole groups. 112. In this embodiment, the number of the first through holes 111 is two, and the two first through holes 111 form a through hole group 112, and the through hole group 112 corresponds to an element to be buried. The through hole group 112 in the mounting area 113 has two of the first through holes 111. The shape of the mounting area 113 may be any shape, such as a circle, a square, an ellipse or the like. Preferably, the shape of the mounting area 113 is the same as the surface to be embedded in the surface to be mounted on the mounting area 113. . Preferably, the size of the mounting area 113 is slightly larger than the size of the surface of the component to be buried to be attached to the mounting area 113.

第三步,請參閱圖3,於所述貼裝區113形成一層非導電膠層120(NCP,non conductive paste),將一元件130藉由所述非導電膠層120貼合於所述貼裝區113,固化所述非導電膠層120,從而使所述元件130固定於所述貼裝區113。 In the third step, referring to FIG. 3, a non-conductive paste layer (NCP) is formed on the mounting region 113, and a component 130 is attached to the sticker by the non-conductive adhesive layer 120. The mounting area 113 cures the non-conductive adhesive layer 120 to fix the component 130 to the mounting area 113.

所述非導電膠層120可以藉由針頭點膠、噴射點膠或印刷等方式形成。優選藉由印刷形成所述非導電膠層120,以使所述非導電膠層120之形成位置、形狀及厚度等更容易控制。本實施例即藉由於所述貼裝區113印刷非導電膠從而形成所述非導電膠層120,因兩個所述第一通孔111位於所述貼裝區113,故,所述非導電膠層120還將所述第一通孔111填充。 The non-conductive adhesive layer 120 can be formed by needle dispensing, jet dispensing or printing. Preferably, the non-conductive adhesive layer 120 is formed by printing to make the formation position, shape, thickness and the like of the non-conductive adhesive layer 120 easier to control. In this embodiment, the non-conductive adhesive layer 120 is formed by printing the non-conductive adhesive on the mounting area 113. Since the two first through holes 111 are located in the mounting area 113, the non-conductive The glue layer 120 also fills the first through hole 111.

所述非導電膠為元件封裝常用之黏結劑,通常為非導電性之、熱固類之樹脂,優選為熱固類之環氧樹脂。所述非導電膠層120之 固化方式為加熱固化。 The non-conductive adhesive is a commonly used adhesive for component packaging, and is usually a non-conductive, thermosetting resin, preferably a thermosetting epoxy resin. The non-conductive adhesive layer 120 The curing method is heat curing.

於本實施例中,所述元件130為一被動元件,其具有兩個電極131。當然,所述元件130也可以為其他電子元件如積體電路等;另外,所述元件130之數量與所述通孔組112及所述貼裝區113之數量及位置相對應,即,所述元件130也可以為複數,並且可以為複數不同種類、不同尺寸之元件。 In the present embodiment, the component 130 is a passive component having two electrodes 131. Of course, the component 130 may also be other electronic components such as an integrated circuit, etc. In addition, the number of the components 130 corresponds to the number and position of the through hole group 112 and the mounting area 113, that is, The element 130 can also be a complex number and can be a plurality of different types and sizes of components.

第四步,請參閱圖4,提供一內層芯板140。 In the fourth step, referring to FIG. 4, an inner core plate 140 is provided.

本實施例以兩層之內層芯板140為例進行說明。所述內層芯板140包括依次堆疊設置之第一內層導電線路層141、絕緣層142、第二內層導電線路層143。所述內層芯板140上形成有至少一個第二通孔144及至少一個第三通孔145,所述第二通孔144及第三通孔145均貫通所述第一內層導電線路層141、絕緣層142及第二內層導電線路層143。其中,所述第三通孔145孔壁形成有導電金屬層146,所述導電金屬層146電連接所述第一內層導電線路層141及第二內層導電線路層143。優選所述導電金屬層146藉由電鍍工藝形成,優選所述導電金屬層146之材質為銅。所述第二通孔144之位置及數量分別與所述元件130之位置及數量相對應,所述第二通孔144之尺寸大於與其對應之所述元件130之尺寸以能夠容置與其對應之所述元件130,所述第二通孔144之深度小於所述元件130之高度,也即所述元件130容置於所述第二通孔144內時高出所述第二通孔144。優選所述第二通孔144之截面之形狀與所述貼裝區113之形狀相同。優選所述第二通孔144之截面之尺寸與所述貼裝區113之尺寸相同或略大於所述貼裝區113之尺寸。所述第二通孔144孔壁可以形成有導電金屬層以電連接所述第一內層導電線路 層141及第二內層導電線路層143,也可以不形成導電金屬層。本實施例中,所述第二通孔144孔壁也形成有導電金屬層146,以電連接所述第一內層導電線路層141及第二內層導電線路層143,所述第二通孔144孔壁之導電金屬層146之形成方式及材質與所述第三通孔145孔壁之導電金屬層146之形成方式及材質相同。 This embodiment is described by taking two layers of the inner core plate 140 as an example. The inner core plate 140 includes a first inner conductive circuit layer 141, an insulating layer 142, and a second inner conductive circuit layer 143 which are sequentially stacked. The inner core plate 140 is formed with at least one second through hole 144 and at least one third through hole 145, and the second through hole 144 and the third through hole 145 are both penetrated through the first inner conductive layer 141. The insulating layer 142 and the second inner conductive circuit layer 143. The hole of the third through hole 145 is formed with a conductive metal layer 146 electrically connected to the first inner conductive circuit layer 141 and the second inner conductive circuit layer 143. Preferably, the conductive metal layer 146 is formed by an electroplating process, and preferably the conductive metal layer 146 is made of copper. The position and the number of the second through holes 144 respectively correspond to the position and the number of the elements 130, and the size of the second through holes 144 is larger than the size of the element 130 corresponding thereto to be able to accommodate the corresponding The second through hole 144 of the element 130 has a depth smaller than the height of the element 130, that is, the element 130 is higher than the second through hole 144 when it is received in the second through hole 144. Preferably, the shape of the cross section of the second through hole 144 is the same as the shape of the mounting area 113. Preferably, the size of the cross section of the second through hole 144 is the same as or slightly larger than the size of the mounting area 113. The wall of the second through hole 144 may be formed with a conductive metal layer to electrically connect the first inner conductive line The layer 141 and the second inner layer conductive wiring layer 143 may not form a conductive metal layer. In this embodiment, the second via hole 144 is also formed with a conductive metal layer 146 to electrically connect the first inner conductive layer 141 and the second inner conductive layer 143. The forming manner and material of the conductive metal layer 146 of the hole 144 hole wall are the same as the forming manner and material of the conductive metal layer 146 of the third through hole 145 hole wall.

第五步,請參閱圖5-6,提供一第一膠片150、第二膠片160及第二銅箔170,依次疊合所述承載板100、第一銅箔110、第一膠片150、內層芯板140、第二膠片160及第二銅箔170形成一疊合結構200,熱壓合所述疊合結構200,之後,去除所述承載板100,從而形成一疊合基板210。 In the fifth step, referring to FIG. 5-6, a first film 150, a second film 160, and a second copper foil 170 are provided, and the carrier board 100, the first copper foil 110, the first film 150, and the inner layer are sequentially laminated. The core plate 140, the second film 160 and the second copper foil 170 form a laminated structure 200, which is heat-compressed, and then the carrier plate 100 is removed to form a laminated substrate 210.

所述第一膠片150為半固化片,其材質可以為環氧樹脂、亞克力樹脂等純樹脂或玻纖布環氧樹脂等含增強材料之樹脂。所述第一膠片150上形成有貫通所述第一膠片150之第四通孔151,所述第四通孔151之位置及數量與所述元件130之位置及數量相對應,所述第四通孔151之尺寸大於與其對應之所述元件130以能夠容置與其對應之所述元件130,所述第二通孔144之深度與所述第四通孔151之深度之和大於或等於所述元件130之高度。優選所述第四通孔151之截面之形狀與所述貼裝區113之形狀相同。優選所述第四通孔151之截面之尺寸與所述貼裝區113之尺寸相同或略大於所述貼裝區113之尺寸。本實施例中,所述第四通孔151之數量為一個,所述第四通孔151之形狀、位置及尺寸與所述第二通孔144之形狀、位置及尺寸相同,所述第二通孔144之深度與所述第四通孔151之深度之和等於所述元件130之高度。 The first film 150 is a prepreg, and the material thereof may be a resin containing a reinforcing material such as a pure resin such as an epoxy resin or an acrylic resin or an epoxy resin such as a glass fiber cloth. The first film 150 is formed with a fourth through hole 151 penetrating the first film 150. The position and the number of the fourth through holes 151 correspond to the position and the number of the components 130. The through hole 151 has a size larger than the corresponding element 130 to accommodate the element 130 corresponding thereto, and the sum of the depth of the second through hole 144 and the depth of the fourth through hole 151 is greater than or equal to The height of element 130 is described. Preferably, the shape of the cross section of the fourth through hole 151 is the same as the shape of the mounting area 113. Preferably, the size of the cross section of the fourth through hole 151 is the same as or slightly larger than the size of the mounting area 113. In this embodiment, the number of the fourth through holes 151 is one, and the shape, position and size of the fourth through holes 151 are the same as the shape, position and size of the second through holes 144, and the second The sum of the depth of the through hole 144 and the depth of the fourth through hole 151 is equal to the height of the element 130.

所述第二膠片160也為半固化片,其材質也可以為環氧樹脂、亞 克力樹脂等純樹脂或玻纖布環氧樹脂等。 The second film 160 is also a prepreg, and the material thereof may also be epoxy resin, Pure resin such as gram resin or fiberglass cloth epoxy resin.

於進行上述疊合時,將所述元件130穿過所述第四通孔151並容置於所述第二通孔144內。熱壓合時,因所述第一膠片150及第二膠片160於熱壓合下可以流動,故可以分別將所述第二通孔144及第四通孔151填充起來,也即,所述第四通孔151與所述元件130之間之間隙藉由所述第一膠片150於熱壓合時流入所述第四通孔151之部分相填充,所述第二通孔144與所述元件130之間之間隙藉由所述第一膠片150及第二膠片160於熱壓合時流入所述第二通孔144之部分相填充,從而使熱壓合固化後之第一膠片150及第二膠片160可以將所述元件130固定包圍。 The element 130 is passed through the fourth through hole 151 and received in the second through hole 144 when the above overlapping is performed. During the thermal pressing, the first film 150 and the second film 160 can flow under the thermal compression, so that the second through hole 144 and the fourth through hole 151 can be respectively filled, that is, the A gap between the fourth through hole 151 and the element 130 is filled by a portion of the first film 150 flowing into the fourth through hole 151 during thermocompression, the second through hole 144 and the The gap between the elements 130 is filled by the portion of the first film 150 and the second film 160 that flows into the second through hole 144 during the thermal pressing, so that the first film 150 after the thermocompression curing is completed. The second film 160 can securely surround the element 130.

藉由手動或機械切割等方式去除所述承載板100,從而使所述第一銅箔110暴露出來,形成疊合基板210。 The carrier plate 100 is removed by manual or mechanical cutting or the like to expose the first copper foil 110 to form a laminated substrate 210.

第六步,請參閱圖7,去除所述疊合基板210上之所述第一通孔111內之非導電膠層120及與所述第一通孔111對應之所述第一銅箔110與元件130之間之非導電膠層120,並於所述疊合基板210之相對兩面分別上形成複數第一盲孔211及第二盲孔212。 Referring to FIG. 7 , the non-conductive adhesive layer 120 in the first through hole 111 on the laminated substrate 210 and the first copper foil 110 corresponding to the first through hole 111 are removed. A plurality of first conductive vias 211 and second blind vias 212 are formed on opposite sides of the stacked substrate 210, respectively.

其中,去除所述非導電膠層120及形成複數盲孔可以同時進行。可以藉由定深機械鑽孔或雷射燒蝕等常用方式去除所述非導電膠層120及形成複數盲孔。定深機械鑽孔或雷射燒蝕前還可以於所述第一銅箔110及於第二銅箔170之預定位置形成複數切口,以更利於進行機械鑽孔或雷射燒蝕。 The removing the non-conductive adhesive layer 120 and forming the plurality of blind holes can be performed simultaneously. The non-conductive rubber layer 120 and the plurality of blind holes may be removed by a conventional method such as deep mechanical drilling or laser ablation. Before the deep mechanical drilling or laser ablation, a plurality of slits may be formed at predetermined positions of the first copper foil 110 and the second copper foil 170 to facilitate mechanical drilling or laser ablation.

本實施例中,先藉由亁膜、曝光、顯影、蝕刻及剝膜等流程於所述第一銅箔110之待形成第一盲孔211之位置形成複數第一切口 213及於第二銅箔170之待形成第二盲孔212之位置形成複數第二切口214,複數第一切口213分別貫通所述第一銅箔110,複數第二切口214分別貫通所述第二銅箔170;再藉由雷射燒蝕去除所述第一通孔111內之非導電膠層120以及藉由雷射燒蝕去除與所述第一通孔111對應之所述第一銅箔110與元件130之間之非導電膠層120,以露出所述元件130之複數電極131,並於所述第一銅箔110與元件130之間之非導電膠層120形成第五通孔121,以及藉由雷射燒蝕所述第一膠片150之與所述第一切口213對應之位置,於所述疊合基板210上形成複數第一盲孔211,以及藉由雷射燒蝕所述第二膠片160之與所述第二切口214對應之位置,於所述疊合基板210上形成複數第二盲孔212。其中,所述複數第一盲孔211貫通所述第一銅箔110和第一膠片150,所述複數第二盲孔212貫通所述第二銅箔170和第二膠片160。 In this embodiment, a plurality of first slits are formed at a position of the first copper foil 110 where the first blind via 211 is to be formed by a process of ruthenium film, exposure, development, etching, and stripping. 213 and a second second slit 214 is formed at a position of the second copper foil 170 where the second blind hole 212 is to be formed. The plurality of first slits 213 respectively penetrate the first copper foil 110, and the plurality of second slits 214 respectively penetrate the a second copper foil 170; removing the non-conductive adhesive layer 120 in the first through hole 111 by laser ablation and removing the first corresponding to the first through hole 111 by laser ablation a non-conductive adhesive layer 120 between the copper foil 110 and the component 130 to expose the plurality of electrodes 131 of the component 130, and forming a fifth pass between the first conductive foil 120 and the non-conductive adhesive layer 120 between the component 130 a hole 121, and a position corresponding to the first slit 213 of the first film 150 by laser ablation, forming a plurality of first blind holes 211 on the stacked substrate 210, and by laser A plurality of second blind holes 212 are formed on the laminated substrate 210 by ablating the position of the second film 160 corresponding to the second slit 214. The plurality of first blind holes 211 penetrate the first copper foil 110 and the first film 150, and the plurality of second blind holes 212 penetrate the second copper foil 170 and the second film 160.

因雷射鑽孔係藉由高能量之雷射燒蝕膠片從而形成了盲孔,膠片之燒蝕會產生一些樹脂之膠渣,此膠渣會影響後續加工之品質,故本技術方案於雷射鑽孔之後需要再對盲孔及第一通孔111進行除膠渣處理,本步驟中藉由等離子體處理除去雷射鑽孔形成之膠渣。當然,也可以不形成所述第一盲孔211及第二盲孔212;如果有需要,還可以於所述疊合基板210上形成複數貫通所述疊合基板210之貫通孔。 Because laser drilling forms a blind hole by a high-energy laser ablation film, the ablation of the film will produce some resin slag, which will affect the quality of subsequent processing, so the technical solution is After the drilling, the blind hole and the first through hole 111 are subjected to desmear treatment. In this step, the slag formed by the laser drilling is removed by plasma treatment. Of course, the first blind hole 211 and the second blind hole 212 may not be formed; if necessary, a plurality of through holes penetrating the stacked substrate 210 may be formed on the laminated substrate 210.

第七步,請參閱圖8,電鍍以於所述第一通孔111、第五通孔121、第一盲孔211及第二盲孔212之孔壁形成電鍍金屬層218,從而將所述第一通孔111及第五通孔121製作形成第一導電孔215,以及將所述第一盲孔211及第二盲孔212分別製作形成第二導電孔 216及第三導電孔217。 In a seventh step, referring to FIG. 8 , a plating metal layer 218 is formed on the hole walls of the first through hole 111 , the fifth through hole 121 , the first blind hole 211 , and the second blind hole 212 , so that the The first through hole 111 and the fifth through hole 121 are formed to form a first conductive hole 215, and the first blind hole 211 and the second blind hole 212 are respectively formed into a second conductive hole. 216 and a third conductive hole 217.

其中,所述第一導電孔215電連接所述第一銅箔110及電極131所述第二導電孔216電連接所述第一銅箔110及第一內層導電線路層141;所述第三導電孔217電連接所述第二銅箔170及第二內層導電線路層143。 The first conductive hole 215 electrically connects the first copper foil 110 and the electrode 131, the second conductive hole 216 electrically connects the first copper foil 110 and the first inner conductive circuit layer 141; The three conductive holes 217 electrically connect the second copper foil 170 and the second inner conductive circuit layer 143.

所述電鍍金屬層218可以為銅、錫、銀等,優選為銅。 The plated metal layer 218 may be copper, tin, silver, or the like, preferably copper.

電鍍可以為選擇性電鍍或全板電鍍。選擇性電鍍即先用亁膜覆蓋所述第一盲孔211、第二盲孔212及第一通孔111以外之所述第一銅箔110及第二銅箔170,之後再對所述第一盲孔211、第二盲孔212及第一通孔111進行電鍍,最後除去亁膜。全板電鍍即不適用亁膜覆蓋,從而於所述第一盲孔211、第二盲孔212及第一通孔111之孔壁形成電鍍金屬層218之同時於所述第一銅箔110及第二銅箔170也形成電鍍金屬層218。本實施例中選用全板電鍍,即於所述第一盲孔211、第二盲孔212及第一通孔111之孔壁形成電鍍金屬層218之同時,還分別於所述第一銅箔110及第二銅箔170上電鍍形成第一面銅219及第二面銅220。 The plating can be selective plating or full plate plating. Selectively plating the first copper foil 110 and the second copper foil 170 except the first blind hole 211, the second blind hole 212 and the first through hole 111, and then the first A blind hole 211, a second blind hole 212, and a first through hole 111 are plated to finally remove the ruthenium film. The full-plate plating is not applicable to the ruthenium film covering, so that the first copper foil 110 and the first blind via 211, the second blind via 212 and the first via 111 are formed with the plating metal layer 218 simultaneously with the first copper foil 110 and The second copper foil 170 also forms a plated metal layer 218. In the embodiment, the full-plate plating is selected, that is, the first blind hole 211, the second blind hole 212, and the first via hole 111 are formed with the plating metal layer 218, and are also respectively formed on the first copper foil. The first copper 219 and the second copper 220 are plated on the 110 and the second copper foil 170.

第八步,請參閱圖8-9,採用影像轉移工藝及蝕刻工藝將所述第一銅箔110及所述第一面銅219製作形成第一外層導電線路層180,採用影像轉移工藝及蝕刻工藝將所述第二銅箔170及所述第二面銅220製作形成第二外層導電線路層190,從而形成封裝結構300。 The eighth step, referring to FIG. 8-9, the first copper foil 110 and the first surface copper 219 are formed into a first outer conductive layer 180 by using an image transfer process and an etching process, and the image transfer process and etching are performed. The second copper foil 170 and the second copper 220 are formed into a second outer conductive layer 190 to form a package structure 300.

當然,形成第一外層導電線路層180及形成第二外層導電線路層190之後還可以包括形成防焊層及鍍金等之步驟;如果還需要製 作更多層之封裝結構300,可以重複步驟五至步驟八;所述內層芯板也可以為兩層以上之電路板。 Of course, after forming the first outer conductive layer 180 and forming the second outer conductive layer 190, the step of forming a solder resist layer and gold plating may be included; For more layers of the package structure 300, steps 5 to 8 may be repeated; the inner core board may also be a circuit board of two or more layers.

本技術方案之封裝結構300及封裝結構之製作方法中,所述內層芯板140上開設有與所述元件130位置對應之第二通孔144,所述第一膠片150與所述元件130對應之位置開設有第四通孔151,從而所述元件130可以同時容置於所述內層芯板140之第二通孔144及所述第四通孔151內,即,所述元件130之厚度可以與所述內層芯板140及所述第一膠片150之厚度之和相當,而所述內層芯板140可以為雙面板或兩層以上之多層板,從而所述絕緣層之厚度可以小於甚至遠小於所述元件130之厚度,從而所述絕緣層之厚度較先前技術可以減薄,進而也使所述封裝結構之整體厚度之變薄,符合市場產品輕薄化之需求。 In the method of manufacturing the package structure 300 and the package structure of the present invention, the inner core board 140 is provided with a second through hole 144 corresponding to the position of the component 130, and the first film 150 and the component 130 A fourth through hole 151 is defined in the corresponding position, so that the component 130 can be accommodated in the second through hole 144 and the fourth through hole 151 of the inner core plate 140 at the same time, that is, the component 130 The thickness may be equivalent to the sum of the thicknesses of the inner core board 140 and the first film 150, and the inner core board 140 may be a double panel or a multilayer board of two or more layers, so that the insulating layer The thickness can be less than or even much smaller than the thickness of the element 130, so that the thickness of the insulating layer can be thinner than in the prior art, thereby further thinning the overall thickness of the package structure, in line with the demand for lighter and thinner products in the market.

惟,以上所述者僅為本發明之較佳實施方式,自不能以此限制本案之申請專利範圍。舉凡熟悉本案技藝之人士爰依本發明之精神所作之等效修飾或變化,皆應涵蓋於以下申請專利範圍內。 However, the above description is only a preferred embodiment of the present invention, and it is not possible to limit the scope of the patent application of the present invention. Equivalent modifications or variations made by persons skilled in the art in light of the spirit of the invention are intended to be included within the scope of the following claims.

140‧‧‧內層芯板 140‧‧‧ Inner core board

141‧‧‧第一內層導電線路層 141‧‧‧First inner conductive layer

142‧‧‧絕緣層 142‧‧‧Insulation

143‧‧‧第二內層導電線路層 143‧‧‧Second inner conductive layer

150‧‧‧第一膠片 150‧‧‧first film

160‧‧‧第二膠片 160‧‧‧second film

180‧‧‧第一外層導電線路層 180‧‧‧First outer conductive layer

190‧‧‧第二外層導電線路層 190‧‧‧Second outer conductive layer

300‧‧‧封裝結構 300‧‧‧Package structure

Claims (10)

一種封裝結構之製作方法,其包括以下步驟:提供一第一銅箔,所述第一銅箔分佈有至少一個貼裝區,每個貼裝區內至少具有一個貫穿所述第一銅箔之第一通孔;於所述貼裝區形成一層非導電膠層;提供至少一個元件,將每個元件藉由所述非導電膠層固定於一個所述貼裝區,所述元件具有複數與所述第一通孔一一對應之電極;提供一內層芯板,所述內層芯板包括至少兩層內層導電線路層,所述內層芯板形成有至少一個貫通所述內層芯板之第二通孔,每個所述第二通孔與一個所述元件相對應,每個所述第二通孔之尺寸大於與所述第二通孔對應之所述元件之尺寸;提供一第一膠片、第二膠片及第二銅箔,其中,所述第一膠片形成有至少一個貫通所述第一膠片之第四通孔,每個所述第四通孔與一個所述元件相對應,每個所述第四通孔之尺寸大於與所述第四通孔對應之所述元件之尺寸;依次疊合所述第一銅箔、第一膠片、內層芯板、第二膠片及第二銅箔形成疊合結構,其中,所述元件穿過所述第四通孔並容置於所述第二通孔內;熱壓合所述疊合結構使所述第一膠片及第二膠片固化並將所述元件固定包圍;於與所述第一通孔對應之所述第一銅箔與元件之間之非導電膠層上形成第五通孔,於所述第一通孔及第五通孔之孔壁形成電鍍金屬層形成第一導電孔,其中,所述第一導電孔電連接所述第一銅箔及所述電極;以及 將所述第一銅箔製作形成第一外層導電線路層,將所述第二銅箔製作形成第二外層導電線路層,從而形成封裝結構。 A manufacturing method of a package structure, comprising the steps of: providing a first copper foil, wherein the first copper foil is distributed with at least one mounting area, and each mounting area has at least one through the first copper foil a first via hole; forming a non-conductive adhesive layer on the mounting area; providing at least one component, each component being fixed to one of the mounting regions by the non-conductive adhesive layer, the component having a plurality of The first through holes correspond to the electrodes; the inner layer core board includes at least two inner layer conductive circuit layers, and the inner layer core board is formed with at least one inner layer a second through hole of the core board, each of the second through holes corresponding to one of the elements, each of the second through holes having a size larger than a size of the element corresponding to the second through hole; Providing a first film, a second film, and a second copper foil, wherein the first film is formed with at least one fourth through hole penetrating the first film, each of the fourth through holes and one of the Corresponding to the components, each of the fourth through holes has a size larger than the first The through hole corresponds to the size of the component; the first copper foil, the first film, the inner core plate, the second film and the second copper foil are sequentially laminated to form a stacked structure, wherein the component passes through the The fourth through hole is accommodated in the second through hole; thermally laminating the overlapping structure to cure the first film and the second film and to fix the component; and the first Forming a fifth through hole on the non-conductive adhesive layer between the first copper foil and the component corresponding to the through hole, forming a plated metal layer on the hole wall of the first through hole and the fifth through hole to form a first conductive hole Wherein the first conductive via electrically connects the first copper foil and the electrode; The first copper foil is formed to form a first outer conductive layer, and the second copper foil is formed into a second outer conductive layer to form a package structure. 如請求項1所述之封裝結構之製作方法,其中,所述非導電膠層同時填充所述第一通孔,於去除所述承載板步驟後及於所述第一通孔及第五通孔之孔壁形成電鍍金屬層前還包括步驟:藉由雷射燒蝕去除所述第一通孔內之非導電膠層,及藉由雷射燒蝕去除與所述第一通孔對應之所述第一銅箔與元件之間之非導電膠層形成所述第五通孔。 The method of fabricating the package structure of claim 1, wherein the non-conductive adhesive layer simultaneously fills the first through hole, after the step of removing the carrier plate, and after the first through hole and the fifth through hole Before forming the plated metal layer, the hole wall further comprises the steps of: removing the non-conductive adhesive layer in the first through hole by laser ablation, and removing the first through hole by laser ablation The non-conductive glue layer between the first copper foil and the element forms the fifth through hole. 如請求項2所述之封裝結構之製作方法,其中,於雷射燒蝕去除所述第一通孔內之非導電膠層之同時,還藉由雷射燒蝕形成複數貫通所述第一膠片和第一銅箔之第一盲孔及形成複數貫通所述第二膠片和第二銅箔之第二盲孔。 The method for fabricating a package structure according to claim 2, wherein the laser ablation removes the non-conductive rubber layer in the first via hole, and forms a plurality of through the laser ablation And a first blind hole of the film and the first copper foil and a plurality of second blind holes penetrating the second film and the second copper foil. 如請求項3所述之封裝結構之製作方法,其中,將所述第一通孔及第五通孔製作形成第一導電孔之同時,還於所述第一盲孔孔壁形成電鍍金屬層從而將所述第一盲孔製作形成第二導電孔,以及於所述第二盲孔孔壁形成電鍍金屬層從而將所述第二盲孔製作形成第三導電孔。 The method of fabricating a package structure according to claim 3, wherein the first via hole and the fifth via hole are formed to form a first conductive via, and a plating metal layer is formed on the first blind via hole wall. Thereby, the first blind via is formed to form a second conductive via, and a plating metal layer is formed on the second blind via sidewall to form the second blind via to form a third conductive via. 如請求項1所述之封裝結構之製作方法,其中,所述第二通孔之深度與所述第四通孔之深度之和大於或等於所述元件之高度。 The method of fabricating a package structure according to claim 1, wherein a sum of a depth of the second through hole and a depth of the fourth through hole is greater than or equal to a height of the element. 如請求項1所述之封裝結構之製作方法,其中,所述內層芯板包括第一內層導電線路層及第二內層導電線路層,所述第二通孔之孔壁形成有導電金屬層,所述導電金屬層電連接所述第一內層導電線路層及第二內層導電線路層。 The method of fabricating a package structure according to claim 1, wherein the inner core layer comprises a first inner conductive layer and a second inner conductive layer, and the second via hole is formed with a conductive a metal layer electrically connecting the first inner conductive circuit layer and the second inner conductive circuit layer. 如請求項1所述之封裝結構之製作方法,其中,提供第一銅箔同時提供一承載板,並將所述承載板與所述承載板疊合於一起,於所述第一銅箔上形成第一通孔之同時於所述承載板之相同位置形成通孔,於熱壓合所述疊合結構之後以及於所述第一通孔之孔壁形成電鍍金屬層之前,去除所 述承載板。 The method for fabricating a package structure according to claim 1, wherein the first copper foil is provided while a carrier plate is provided, and the carrier plate and the carrier plate are superposed on the first copper foil. Forming a through hole at the same position of the carrier plate while forming the first through hole, removing the portion after thermally pressing the stacked structure and before forming a plated metal layer on the hole wall of the first through hole Said carrier board. 一種封裝結構,其藉由請求項1所述之封裝結構之製作方法製作而成,所述封裝結構包括依次排列之第一外層導電線路層、第一膠片、內層芯板、第二膠片及第二外層導電線路層;所述第一外層導電線路層形成有複數第一通孔;所述第一膠片形成有至少一個第四通孔;所述內層芯板包括至少兩層內層導電線路層,所述內層芯板形成有至少一個第二通孔,所述第二通孔與所述第四通孔位置對應;所述封裝結構還包括至少一個元件,每個所述元件穿設於一個所述第四通孔內並容置於一個與所述第四通孔對應之所述第二通孔內,且每個所述元件藉由一非導電膠層與所述第一外層導電線路層相貼,所述非導電膠層上形成有第五通孔,所述第五通孔與所述第一通孔對應,所述元件具有複數與所述第一通孔一一對應之電極,且所述複數第一通孔及第五通孔孔壁形成有電鍍金屬層,每個電極藉由所述電鍍金屬與所述第一外層導電線路層電連接。 A package structure, which is manufactured by the method for fabricating the package structure of claim 1, the package structure comprising a first outer conductive layer, a first film, an inner core, a second film, and a second outer conductive layer; the first outer conductive layer is formed with a plurality of first through holes; the first film is formed with at least one fourth through hole; and the inner core includes at least two inner layers a circuit layer, the inner core plate is formed with at least one second through hole, the second through hole corresponding to the fourth through hole position; the package structure further includes at least one component, each of the components Provided in one of the fourth through holes and received in the second through hole corresponding to the fourth through hole, and each of the elements is connected to the first by a non-conductive adhesive layer The outer conductive circuit layer is pasted, the fifth conductive via is formed on the non-conductive adhesive layer, the fifth through-hole corresponds to the first through-hole, and the component has a plurality of the first through-hole Corresponding electrodes, and the plurality of first through holes and fifth through holes An electroplated metal layer is formed, and each electrode is electrically connected to the first outer conductive layer by the electroplated metal. 如請求項8所述之封裝結構,其中,所述第一膠片及第二膠片均為藉由熱壓合固化之膠片,每個所述第四通孔與所述元件之間之間隙藉由所述第一膠片於熱壓合時流入所述第四通孔之部分相填充,每個所述第二通孔與所述元件之間之間隙藉由所述第一膠片及第二膠片於熱壓合時流入所述第二通孔之部分相填充。 The package structure of claim 8, wherein the first film and the second film are films which are cured by thermocompression, and a gap between each of the fourth through holes and the element is Depositing a portion of the first film into the fourth through hole during thermal pressing, wherein a gap between each of the second through holes and the element is performed by the first film and the second film A portion of the second through hole that is filled during the thermocompression is filled. 如請求項8所述之封裝結構,其中,所述內層芯板包括第一內層導電線路層及第二內層導電線路層,所述第二通孔之孔壁形成有導電金屬層,所述導電金屬層電連接所述第一內層導電線路層及第二內層導電線路層。 The package structure of claim 8, wherein the inner core plate comprises a first inner conductive circuit layer and a second inner conductive circuit layer, and a hole of the second through hole is formed with a conductive metal layer. The conductive metal layer electrically connects the first inner conductive circuit layer and the second inner conductive circuit layer.
TW101148309A 2012-12-11 2012-12-19 Package structure and method for manufacturing same TWI466610B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210530398.0A CN103871996A (en) 2012-12-11 2012-12-11 Package structure and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TW201424501A TW201424501A (en) 2014-06-16
TWI466610B true TWI466610B (en) 2014-12-21

Family

ID=50910388

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101148309A TWI466610B (en) 2012-12-11 2012-12-19 Package structure and method for manufacturing same

Country Status (2)

Country Link
CN (1) CN103871996A (en)
TW (1) TWI466610B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104363706A (en) * 2014-11-05 2015-02-18 共青城超群科技股份有限公司 Method for manufacturing high-heat-dissipativity organic resin copper-clad plate
CN104363707A (en) * 2014-11-05 2015-02-18 共青城超群科技股份有限公司 Method for manufacturing high-heat-dissipativity LED baseplate
CN104701189B (en) * 2014-12-29 2017-05-24 华进半导体封装先导技术研发中心有限公司 Manufacturing method of three-layered packaging substrates and three-layered packaging substrates
CN106304611A (en) 2015-06-10 2017-01-04 宏启胜精密电子(秦皇岛)有限公司 Circuit board and manufacture method thereof, apply the electronic installation of this circuit board
CN110797183B (en) * 2018-08-01 2021-10-19 宏启胜精密电子(秦皇岛)有限公司 Wireless charging coil and manufacturing method thereof
CN111312680B (en) * 2018-12-12 2022-10-28 深南电路股份有限公司 Bearing plate of coreless packaging substrate and preparation method
CN115295502A (en) * 2022-07-21 2022-11-04 深南电路股份有限公司 Three-dimensional packaging structure and manufacturing method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201120994A (en) * 2009-07-01 2011-06-16 Casio Computer Co Ltd Method for manufacturing a semiconductor device and semiconductor device
TW201134338A (en) * 2010-03-16 2011-10-01 Unitech Printed Circuit Board Corp Manufacturing method of multilayer circuit board with embedded electronic component
TW201234666A (en) * 2011-02-08 2012-08-16 Subtron Technology Co Ltd Package carrier and manufacturing method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201120994A (en) * 2009-07-01 2011-06-16 Casio Computer Co Ltd Method for manufacturing a semiconductor device and semiconductor device
TW201134338A (en) * 2010-03-16 2011-10-01 Unitech Printed Circuit Board Corp Manufacturing method of multilayer circuit board with embedded electronic component
TW201234666A (en) * 2011-02-08 2012-08-16 Subtron Technology Co Ltd Package carrier and manufacturing method thereof

Also Published As

Publication number Publication date
CN103871996A (en) 2014-06-18
TW201424501A (en) 2014-06-16

Similar Documents

Publication Publication Date Title
TWI466610B (en) Package structure and method for manufacturing same
US10745819B2 (en) Printed wiring board, semiconductor package and method for manufacturing printed wiring board
TWI413475B (en) Process of electronic structure and electronic structure
JP2010212652A (en) Wiring board and method for manufacturing the same
US10098243B2 (en) Printed wiring board and semiconductor package
US20150271923A1 (en) Printed wiring board and method for manufacturing printed wiring board
JP2007129124A (en) Multilayer printed circuit board and method of manufacturing same
KR101868680B1 (en) Circuit board, production method of circuit board, and electronic equipment
JP2011199077A (en) Method of manufacturing multilayer wiring board
TW201438537A (en) Method for manufacturing wiring substrates
JP2004140018A (en) Process for producing multilayer board, multilayer board, and mobile apparatus using it
US20140318834A1 (en) Wiring board and method for manufacturing the same
JP5955102B2 (en) Wiring board and manufacturing method thereof
JP5302920B2 (en) Manufacturing method of multilayer wiring board
JP2019067864A (en) Method for manufacturing printed wiring board
JP4899409B2 (en) Multilayer printed wiring board and manufacturing method thereof
KR20120019144A (en) Method for manufacturing a printed circuit board
JP5257518B2 (en) Substrate manufacturing method and resin substrate
JP6387226B2 (en) Composite board
JP4892924B2 (en) Multilayer printed wiring board and manufacturing method thereof
KR20120036037A (en) Method of manufacturing a chip-embedded printed circuit board
JP2004214273A (en) Method for manufacturing single side lamination wiring board
WO2014188493A1 (en) Component-embedded substrate and manufacturing method for same
TWI428070B (en) Method for manufacturing printed circuit board embedded component
JP2005228946A (en) Multilayer wiring board and its production process