TWI415177B - A substrate processing method and a substrate processing apparatus - Google Patents

A substrate processing method and a substrate processing apparatus Download PDF

Info

Publication number
TWI415177B
TWI415177B TW096123566A TW96123566A TWI415177B TW I415177 B TWI415177 B TW I415177B TW 096123566 A TW096123566 A TW 096123566A TW 96123566 A TW96123566 A TW 96123566A TW I415177 B TWI415177 B TW I415177B
Authority
TW
Taiwan
Prior art keywords
gas
substrate
oxide film
chamber
wafer
Prior art date
Application number
TW096123566A
Other languages
Chinese (zh)
Other versions
TW200818291A (en
Inventor
Eiichi Nishimura
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW200818291A publication Critical patent/TW200818291A/en
Application granted granted Critical
Publication of TWI415177B publication Critical patent/TWI415177B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching

Abstract

To provide a substrate processing method capable of easily removing a remaining product due to a hydrofluoric acid. An HF gas is supplied to a wafer W having a thermal oxidation film 61 and a BPSG film 63 to selectively etch the BPSG film 63. Subsequently, an NH3 gas is supplied to the wafer W, and allows an H2 SiF6 gas to react to an NH3 gas of the remaining product 64 generated on the basis of the reaction between the SiO2 and the hydrofluoric acid to generate NH4 F and SiF4. Further, the NH4 F is allowed to sublimate.

Description

基板處理方法及基板處理裝置Substrate processing method and substrate processing device

本發明關於基板處理方法及基板處理裝置,特別關於對形成有熱氧化膜及含有雜質之氧化膜的基板進行處理的基板處理方法。The present invention relates to a substrate processing method and a substrate processing apparatus, and more particularly to a substrate processing method for processing a substrate on which a thermal oxide film and an oxide film containing impurities are formed.

具備經由熱氧化處理而形成之熱氧化膜,以及經由CVD處理等而形成之含有雜質之氧化膜、例如BPSG(Boron Phosphorous Silicate Glass)膜的半導體裝置用晶圓(基板)為習知者。BPSG膜,係作為在多晶矽膜上使該多晶矽膜之一部分露出而被形成,於多晶矽膜蝕刻時作為硬質遮罩之功能。熱氧化膜則構成閘極氧化膜。A wafer (substrate) for a semiconductor device including a thermal oxide film formed by thermal oxidation treatment and an oxide film containing impurities formed by CVD treatment or the like, and a BPSG (Boron Phosphorous Silicate Glass) film is known. The BPSG film is formed by partially exposing a part of the polysilicon film on the polysilicon film, and functions as a hard mask when the polysilicon film is etched. The thermal oxide film constitutes a gate oxide film.

此種基板,在多晶矽膜蝕刻後並不除(蝕刻)熱氧化膜,而是被要求選擇性除去BPSG膜。Such a substrate does not remove (etch) the thermal oxide film after the polysilicon film is etched, but is required to selectively remove the BPSG film.

蝕刻氧化膜時,通常使用CF系氣體電漿,但CF系氣體電漿不僅蝕刻BPSG膜,亦蝕刻熱氧化膜,因此難以確保BPSG膜對於熱氧化膜之選擇比,無法選擇性蝕刻BPSG膜。When the oxide film is etched, a CF-based gas plasma is usually used. However, since the CF-based gas plasma etches only the BPSG film and etches the thermal oxide film, it is difficult to ensure the selection ratio of the BPSG film to the thermal oxide film, and the BPSG film cannot be selectively etched.

針對此而有提案不使HF氣體或HF氣體與H2 O氣體之混合氣體電漿化而使用的蝕刻方法(參照專利文獻1)。該方法可藉由HF氣體與H2 O之結合產生之氟酸優先除去含有雜質之氧化膜,結果可以選擇性蝕刻BPSG膜。In response to this, an etching method in which HF gas or a mixed gas of HF gas and H 2 O gas is not used is proposed (see Patent Document 1). In this method, the fluorine-containing acid produced by the combination of HF gas and H 2 O can preferentially remove the oxide film containing impurities, and as a result, the BPSG film can be selectively etched.

專利文獻1:特開平06-181188號公報Patent Document 1: Japanese Patent Publication No. 06-181188

但是,使用HF氣體或HF氣體與H2 O氣體之混合氣體蝕刻BPSG膜時,SiO2 與氟酸之反應會產生殘留物,該殘留物會附著於半導體裝置用晶圓之表面。該殘留物會引起由該晶圓製造而成之半導體裝之短路等不良情況。However, when the BPSG film is etched using HF gas or a mixed gas of HF gas and H 2 O gas, a reaction occurs between the SiO 2 and the hydrofluoric acid, and the residue adheres to the surface of the wafer for a semiconductor device. This residue causes problems such as short-circuiting of the semiconductor package manufactured from the wafer.

本發明目的在於提供基板處理方法及基板處理裝置,其可以容易除去氟酸引起之殘留物。An object of the present invention is to provide a substrate processing method and a substrate processing apparatus which can easily remove residues caused by hydrofluoric acid.

為達成上述目的,申請專利範圍第1項之基板處理方法,係對基板進行處理者,該基板具有:藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:HF氣體供給步驟,用於對上述基板供給HF氣體;及洗淨氣體供給步驟,用於對被供給上述HF氣體之上述基板供給至少含有NH3 氣體的洗淨氣體。In order to achieve the above object, a substrate processing method according to the first aspect of the invention is directed to a substrate having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities; The HF gas supply step is characterized in that the HF gas is supplied to the substrate, and the cleaning gas supply step is for supplying a cleaning gas containing at least NH 3 gas to the substrate to which the HF gas is supplied.

申請專利範圍第2項之基板處理方法,係於申請專利範圍第1項之基板處理方法中,於上述HF氣體供給步驟不供給H2 O氣體。The substrate processing method according to the second aspect of the invention is the substrate processing method of claim 1, wherein the H 2 O gas is not supplied in the HF gas supply step.

申請專利範圍第3項之基板處理方法,係於申請專利範圍第1或2項之基板處理方法中,上述基板具有:形成於上述第1氧化膜上、而且被上述第2氧化膜覆蓋的含矽層,上述第2氧化膜之一部分露出上述含矽層,上述含矽層,係於上述HF氣體供給步驟之前被蝕刻。The substrate processing method according to the third aspect of the invention, wherein the substrate has a film formed on the first oxide film and covered by the second oxide film. In the ruthenium layer, one of the second oxide films partially exposes the ruthenium-containing layer, and the ruthenium-containing layer is etched before the HF gas supply step.

為達成上述目的,申請專利範圍第4項之基板處理方法,係對基板進行處理者,該基板具有:藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:HF氣體供給步驟,用於對上述基板供給HF氣體;及基板加熱步驟,用於加熱被供給上述HF氣體之上述基板。In order to achieve the above object, a substrate processing method according to the fourth aspect of the invention is directed to a substrate having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities; The method includes an HF gas supply step for supplying HF gas to the substrate, and a substrate heating step for heating the substrate to which the HF gas is supplied.

申請專利範圍第5項之基板處理方法,係於申請專利範圍第4項之基板處理方法中,於上述基板加熱步驟,係於N2 氣體環境下加熱上述基板。The substrate processing method of claim 5, wherein in the substrate processing method of the fourth aspect of the invention, the substrate is heated in the N 2 gas atmosphere.

申請專利範圍第6項之基板處理方法,係於申請專利範圍第4或5項之基板處理方法中,於上述基板加熱步驟,係加熱上述基板至150℃以上。The substrate processing method of claim 6 is the substrate processing method of claim 4 or 5, wherein the substrate is heated to 150 ° C or higher in the substrate heating step.

為達成上述目的,申請專利範圍第7項之基板處理裝置,係對基板進行處理者,該基板具有:藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:HF氣體供給裝置,用於對上述基板供給HF氣體;及洗淨氣體供給裝置,用於對被供給上述HF氣體之上述基板供給至少含有NH3 氣體的洗淨氣體。In order to achieve the above object, a substrate processing apparatus according to a seventh aspect of the invention is directed to a substrate having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities; The HF gas supply device is configured to supply HF gas to the substrate, and the cleaning gas supply device is configured to supply a cleaning gas containing at least NH 3 gas to the substrate to which the HF gas is supplied.

為達成上述目的,申請專利範圍第8項之基板處理裝置,係對基板進行處理者,該基板具有:藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:HF氣體供給裝置,用於對上述基板供給HF氣體;及基板加熱裝置,用於加熱被供給上述HF氣體之上述基板。In order to achieve the above object, a substrate processing apparatus according to claim 8 is directed to a substrate having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities; The method includes an HF gas supply device for supplying HF gas to the substrate, and a substrate heating device for heating the substrate to which the HF gas is supplied.

參照圖面說明本發明實施形態。Embodiments of the present invention will be described with reference to the drawings.

首先說明本發明第1實施形態之具備基板處理裝置的基板處理系統。First, a substrate processing system including a substrate processing apparatus according to a first embodiment of the present invention will be described.

圖1為本實施形態之具備基板處理裝置的基板處理系統之概略構成平面圖。Fig. 1 is a plan view showing a schematic configuration of a substrate processing system including a substrate processing apparatus according to the embodiment.

於圖1,基板處理系統10具備:第1製程部11,用於對半導體裝置用晶圓(以下單稱為「晶圓」)W(基板)進行電漿處理;第2製程部12(基板處理裝置),和第1製程部11平行被配置,用於對第1製程部11進行電漿處理後之晶圓W進行後述之特定處理;及作為矩形狀共通搬送室的載入(Loader)模組13,分別連接於第1製程部11及第2製程部12。In FIG. 1, the substrate processing system 10 includes a first processing unit 11 for performing plasma processing on a semiconductor device wafer (hereinafter simply referred to as "wafer") W (substrate), and a second processing portion 12 (substrate) The processing device is disposed in parallel with the first processing unit 11 and performs a specific processing to be described later for the wafer W subjected to the plasma processing of the first processing unit 11 and a loader as a rectangular common transfer chamber. The module 13 is connected to the first process unit 11 and the second process unit 12, respectively.

於載入模組13,除上述第1製程部11與第2製程部12之外,另外連接有:3個FOUP(Front Opening Unified Pod,晶圓搬運盒)載置台15,其分別載置收容25片晶圓W之作為容器的FOUP(Front Opening Unified Pod,晶圓搬運盒)14;定位器16,用於對由FOUP14被搬出之晶圓W之位置進行前置定位;及第1、第2IMS(Integrated Metrology System、Therma-Wave,Inc.)17、18,用於計測晶圓W之表面狀態。In the loading module 13, in addition to the first processing unit 11 and the second processing unit 12, three FOUP (Front Opening Unified Pod) mounting tables 15 are separately connected and placed therein. a FOUP (Front Opening Unified Pod) 14 as a container of 25 wafers W; a positioner 16 for pre-positioning the position of the wafer W carried out by the FOUP 14; 2IMS (Integrated Metrology System, Therma-Wave, Inc.) 17, 18 is used to measure the surface state of the wafer W.

第1製程部11與第2製程部12,係連接於沿著載入模組13之長邊方向之側壁之同時,挾持載入模組13而和3個FOUP載置台15呈對向配置,定位器16被配置於載入模組13之長邊方向之相關之一端,第1IMS17被配置於載入模組13之長邊方向之相關之另一端,第2IMS18係和3個FOUP載置台15並列配置。The first processing unit 11 and the second processing unit 12 are connected to the side wall along the longitudinal direction of the loading module 13 and hold the loading module 13 and are disposed opposite to the three FOUP mounting tables 15 . The positioner 16 is disposed at one end of the longitudinal direction of the loading module 13, and the first IMS 17 is disposed at the other end of the longitudinal direction of the loading module 13, the second IMS 18 system and the three FOUP mounting tables 15 Parallel configuration.

載入模組13具有:配置於內部,搬送晶圓W的標量(scalar)型雙臂式之搬送臂機構19;及以和各FOUP載置台15對應的方式,作為配置於側壁之晶圓W之投入口的3個載入口(load port)20。搬送臂機構19,係由FOUP載置台15載置之FOUP14將晶圓W經由載入口20取出,使該取出之晶圓W對第1製程部11、第2製程部12、定位器16、第1IMS17或第2IMS18進行搬出入。The loading module 13 has a scalar type double-arm type transfer arm mechanism 19 that is disposed inside and transports the wafer W, and a wafer W disposed on the side wall corresponding to each FOUP mounting table 15 Three load ports 20 of the input port. The transfer arm mechanism 19 picks up the wafer W from the loading port 20 by the FOUP 14 placed on the FOUP mounting table 15 , and the taken wafer W is applied to the first processing unit 11 , the second processing unit 12 , and the positioner 16 . The first IMS 17 or the second IMS 18 carries in and out.

第1IMS17為光學系監控器,具有:載置台21,用於載置被搬入之晶圓W;及光學感測器22,用於定向該載置台21上載置之晶圓W;可測定晶圓W之表面形狀、例如多晶矽膜之膜厚及配線溝或閘極等之CD(Critical Dimension)值。第2IMS18亦為光學系監控器,和第1IMS17同樣具有:載置台23;及光學感測器24。The first IMS 17 is an optical monitor, and has a mounting table 21 for placing the loaded wafer W, and an optical sensor 22 for orienting the wafer W placed on the mounting table 21; The surface shape of W, for example, the film thickness of the polysilicon film and the CD (Critical Dimension) value of the wiring trench or the gate. The second IMS 18 is also an optical system monitor, and has a mounting table 23 and an optical sensor 24 similarly to the first IMS 17.

第1製程部11具有:第1製程模組25,用於對晶圓W進行電漿處理;及第1真空隔絕模組27,內藏有連結型單一夾頭(Single Pick)型之第1搬送臂部26用於對第1製程模組25進行晶圓W之收付。The first processing unit 11 includes a first process module 25 for plasma processing the wafer W, and a first vacuum isolation module 27 having a first type of a single type of connection type (Single Pick). The transfer arm unit 26 is used to perform the receipt and payment of the wafer W to the first process module 25.

第1製程模組25,具有圓筒狀之處理室容器(腔室),及配置於該腔室內的上部電極與下部電極(均未圖示),該上部電極與下部電極間之距離設為對晶圓W進行作為電漿處理的蝕刻處理之適當間隔。又,下部電極於其頂部具有ESC28可藉由庫侖力等挾持晶圓W。The first process module 25 has a cylindrical processing chamber container (chamber), and an upper electrode and a lower electrode (none of which are shown) disposed in the chamber, and the distance between the upper electrode and the lower electrode is set to The wafer W is subjected to an appropriate interval of etching treatment as a plasma treatment. Further, the lower electrode has the ESC 28 at the top thereof to hold the wafer W by Coulomb force or the like.

於第1製程模組25,係於腔室內部導入含CF系氣體之處理氣體,於上部電極與下部電極間產生電場使導入之處理氣體電漿化,而產生離子與自由基,藉由該離子與自由基對晶圓W進行蝕刻處理。In the first process module 25, a processing gas containing a CF-based gas is introduced into the chamber, and an electric field is generated between the upper electrode and the lower electrode to plasmaize the introduced processing gas to generate ions and radicals. The wafer W is etched by ions and radicals.

於第1製程部11,載入模組13之內部壓力被維持於大氣壓,第1製程模組25之內部壓力被維持於真空。因此,第1真空隔絕模組(load lock unit)27,係於其和第1製程模組25之連結部具備真空閘閥29之同時,於其和載入模組13之連結部具備大氣閘閥30,依此而構成為可調整其之內部壓力的真空預備搬送室。In the first processing unit 11, the internal pressure of the loading module 13 is maintained at atmospheric pressure, and the internal pressure of the first process module 25 is maintained at a vacuum. Therefore, the first load lock unit 27 is provided with the vacuum gate valve 29 at the connection portion with the first process module 25, and is provided with the atmospheric gate valve 30 at the connection portion with the load module 13 According to this, it is configured as a vacuum preparation transfer chamber in which the internal pressure can be adjusted.

於第1真空隔絕模組27內部,於大略中央部設置第1搬送臂部26,在較第1搬送臂部26更靠近第1製程模組25側設置第1緩衝部31,在較第1搬送臂部26更靠近載入模組13側設置第2緩衝部32。第1緩衝部31與第2緩衝部32被配置於支撐部(pick)33移動之軌道上,該支撐部33用於支撐配置於第1搬送臂部26前端部之晶圓W,使進行電漿處理後之晶圓W暫時待避於支撐部33之軌道上方,如此則,未進行蝕刻處理之晶圓W與進行蝕刻處理完畢之晶圓W之於第1製程模組25之圓滑替換成為可能。In the first vacuum isolation module 27, the first transfer arm unit 26 is provided at a substantially central portion, and the first buffer unit 31 is provided closer to the first process module 25 than the first transfer arm unit 26, which is the first The transfer arm unit 26 is provided with the second buffer unit 32 closer to the loading module 13 side. The first buffer portion 31 and the second buffer portion 32 are disposed on a rail on which the support portion (pick) 33 moves, and the support portion 33 supports the wafer W disposed at the front end portion of the first transfer arm portion 26 to be electrically operated. The wafer W after the slurry treatment is temporarily prevented from being above the track of the support portion 33. Thus, the smooth replacement of the wafer W that has not been subjected to the etching process and the wafer W that has been subjected to the etching process to the first process module 25 is possible. .

第2製程部12具有:第2製程模組34,用於對晶圓W進行後述之特定處理;及第2真空隔絕模組37,內藏有連結型單一夾頭型之第2搬送臂部36,其介由真空閘閥35連接於第2製程模組34,而且可對第2製程模組34收/付受晶圓W。The second processing unit 12 includes a second process module 34 for performing a specific process to be described later on the wafer W, and a second vacuum isolation module 37 having a second transfer arm unit of a connected single chuck type. 36. The vacuum gate valve 35 is connected to the second process module 34, and the wafer W can be received/paid by the second process module 34.

圖2為圖1之第2製程模組之斷面圖,圖2(A)為圖1之沿I-I線之斷面圖,圖2(B)為圖2(A)之A部分之擴大圖。2 is a cross-sectional view of the second process module of FIG. 1, FIG. 2(A) is a cross-sectional view taken along line I-I of FIG. 1, and FIG. 2(B) is a portion of FIG. 2(A) Expand the map.

於圖2(A),第2製程模組34具有:圓筒狀之處理室容器(腔室)38;配置於該腔室38內的晶圓W之載置台39;配置於腔室38之上方、和載置台39呈對向的噴氣頭40;對腔室38內之氣體等進行排氣的TMP(Turbo Molecular Pump)41;及配置於腔室38與TMP41之間,控制腔室38內之壓力的作為可變式蝶型閥之APC(Adaptive Pressure Control)閥42。In FIG. 2(A), the second process module 34 includes a cylindrical processing chamber container (chamber) 38, a mounting table 39 of the wafer W disposed in the chamber 38, and a chamber 38 disposed therein. a jet head 40 that faces the mounting table 39, a TMP (Turbo Molecular Pump) 41 that exhausts gas or the like in the chamber 38, and a chamber 38 and TMP 41 that are disposed in the control chamber 38. The pressure is used as an APC (Adaptive Pressure Control) valve 42 of a variable butterfly valve.

噴氣頭40由圓板狀之下層氣體供給部43(洗淨氣體供給裝置)及圓板狀之上層氣體供給部44(HF氣體供給裝置)構成,於下層氣體供給部43重疊上層氣體供給部44。下層氣體供給部43及上層氣體供給部44分別具有第1緩衝室45及第2緩衝室46。第1緩衝室45及第2緩衝室46分別介由氣體通氣孔47、48連通於腔室38內。The air jet head 40 is composed of a disk-shaped lower layer gas supply unit 43 (clean gas supply device) and a disk-shaped upper layer gas supply unit 44 (HF gas supply device), and the lower layer gas supply unit 43 overlaps the upper layer gas supply unit 44. . The lower gas supply unit 43 and the upper gas supply unit 44 have a first buffer chamber 45 and a second buffer chamber 46, respectively. The first buffer chamber 45 and the second buffer chamber 46 communicate with each other through the gas vent holes 47 and 48 in the chamber 38.

噴氣頭40之下層氣體供給部43之第1緩衝室45,係連接於NH3 (氨)氣體供給系(未圖示),該NH3 (氨)氣體供給系對第1緩衝室45供給NH3 氣體(洗淨氣體)。該被供給之NH3 氣體介由氣體通氣孔47被供給至腔室38內。The first buffer chamber 45 of the lower gas supply unit 43 of the air jet head 40 is connected to an NH 3 (ammonia) gas supply system (not shown), and the NH 3 (ammonia) gas supply system supplies NH to the first buffer chamber 45. 3 gas (cleaning gas). The supplied NH 3 gas is supplied into the chamber 38 through the gas vent 47.

噴氣頭40之上層氣體供給部44之第2緩衝室46,係連接於HF氣體供給系,該HF氣體供給系對第2緩衝室46供給HF氣體。該被供給之HF氣體介由氣體通氣孔48被供給至腔室38內。噴氣頭40之上層氣體供給部44內藏有加熱器(未圖示)、例如加熱元件,該加熱元件控制第2緩衝室46內之HF氣體之溫度。The second buffer chamber 46 of the upper gas supply unit 44 of the air jet head 40 is connected to an HF gas supply system that supplies HF gas to the second buffer chamber 46. The supplied HF gas is supplied into the chamber 38 through the gas vent 48. The upper gas supply unit 44 of the air jet head 40 contains a heater (not shown), for example, a heating element that controls the temperature of the HF gas in the second buffer chamber 46.

又,如圖2(B)所示,於噴氣頭40,其往氣體通氣孔47、48中之腔室38內之開口部形成為末端擴大狀。依此則,可使NH3 氣體或HF氣體有效擴散至腔室38內。又,通氣孔47、48之斷面呈現蜂腰形狀,可防止腔室38內產生之沈積物往通氣孔47、48、亦即往第1緩衝室45或第2緩衝室46之逆流。Further, as shown in Fig. 2(B), in the air jet head 40, the opening portion in the chamber 38 in the gas vent holes 47, 48 is formed in a terminally enlarged shape. Accordingly, the NH 3 gas or the HF gas can be efficiently diffused into the chamber 38. Further, the cross-sections of the vent holes 47 and 48 have a bee-waist shape, and it is possible to prevent the sediment generated in the chamber 38 from flowing back to the vent holes 47 and 48, that is, toward the first buffer chamber 45 or the second buffer chamber 46.

又,於第2製程模組34,腔室38之側壁內藏有加熱器(未圖示)、例如加熱元件,可將腔室38內之環境溫度設為高於常溫,可促進後述之藉由氟酸除去BPSG膜63。又,側壁內之加熱元件,藉由加熱側壁可防止藉由氟酸除去BPSG膜63時產生之殘留物附著於側壁內側。Further, in the second process module 34, a heater (not shown), for example, a heating element, is housed in the side wall of the chamber 38, and the ambient temperature in the chamber 38 can be set to be higher than normal temperature, thereby facilitating the borrowing described later. The BPSG film 63 is removed by hydrofluoric acid. Further, the heating element in the side wall prevents the residue generated when the BPSG film 63 is removed by the hydrofluoric acid from adhering to the inside of the side wall by heating the side wall.

載置台39具有冷媒室(未圖示)作為調溫機構。於該冷媒室被供給特定溫度之冷媒、例如冷卻水或全氟聚醚油液(Galden),藉由該冷媒之溫度而控制載置台39之上面載置之晶圓W之溫度。The mounting table 39 has a refrigerant chamber (not shown) as a temperature adjustment mechanism. A refrigerant of a specific temperature, such as cooling water or perfluoropolyether oil (Galden), is supplied to the refrigerant chamber, and the temperature of the wafer W placed on the mounting table 39 is controlled by the temperature of the refrigerant.

回至圖1,第2真空隔絕模組37具有框體狀之搬送室(腔室)49。載入模組13之內部壓力被維持於大氣壓,第2製程模組34之內部壓力被維持於大氣壓以下、例如真空。因此,第2真空隔絕模組37,係於其和第2製程模組34之連結部具備真空閘閥35之同時,於其和載入模組13之連結部具備大氣門閥55,依此而構成為可調整其之內部壓力的真空預備搬送室。Returning to Fig. 1, the second vacuum isolation module 37 has a housing-like transfer chamber (chamber) 49. The internal pressure of the loading module 13 is maintained at atmospheric pressure, and the internal pressure of the second process module 34 is maintained below atmospheric pressure, such as vacuum. Therefore, the second vacuum insulation module 37 is provided with a vacuum gate valve 35 at the connection portion with the second process module 34, and an atmospheric gate valve 55 is provided at the connection portion between the second vacuum module 37 and the loading module 13, and is configured accordingly. The vacuum preparation chamber is a vacuum that can adjust its internal pressure.

又,基板處理系統10具備:配置於載入模組13之長邊方向之一端的操作面板56。操作面板56具有例如LCD(Liquid Crystal Display)構成之顯示部,該顯示部顯示基板處理系統10之各構成要素之動作狀況。Further, the substrate processing system 10 includes an operation panel 56 disposed at one end of the longitudinal direction of the loading module 13. The operation panel 56 has a display unit configured by, for example, an LCD (Liquid Crystal Display), and the display unit displays the operation state of each component of the substrate processing system 10.

但是,於圖3(A)所示矽基材60上,在藉由熱氧化處理形成之SiO2 構成之熱氧化膜61(第1氧化膜)、多晶矽膜6(含矽層)、及藉由CVD處理等形成之BPSG膜63(第2氧化膜)被積層而成的晶圓W,欲選擇性蝕刻BPSG膜63時,如上述說明,不使HF氣體或HF氣體與H2 O氣體之混合氣體電漿化。另外,BPSG膜63,係於多晶矽膜62之蝕刻後使熱氧化膜61之一部分露出。However, on the tantalum substrate 60 shown in Fig. 3(A), a thermal oxide film 61 (first oxide film) composed of SiO 2 formed by thermal oxidation treatment, a polycrystalline tantalum film 6 (containing a tantalum layer), and borrowed When the BPSG film 63 (the second oxide film) formed by the CVD process or the like is laminated, when the BPSG film 63 is selectively etched, as described above, the HF gas or the HF gas and the H 2 O gas are not allowed. The mixed gas is plasmated. Further, the BPSG film 63 is partially exposed to the thermal oxide film 61 after etching of the polysilicon film 62.

本發明人針對提升BPSG膜63對熱氧化膜61之選擇比的各種實驗進行之結果發現,在幾乎不存在H2 O環境下,不供給H2 O氣體而對晶圓W僅供給HF氣體時,如圖4之分布圖所示,熱氧化膜61之蝕刻速率停留於5nm/分,BPSG膜63之蝕刻速率可提升至500nm/分。亦即,發現BPSG膜63對熱氧化膜61之選擇比可提升至1000。另外,本發明人於上述條件下TEOS膜發現之蝕刻速率可提升至20nm/分。As a result of various experiments for increasing the selection ratio of the BPSG film 63 to the thermal oxide film 61, the inventors have found that when the H 2 O gas is not supplied and the HF gas is supplied only to the wafer W in the case where there is almost no H 2 O atmosphere. As shown in the distribution diagram of FIG. 4, the etching rate of the thermal oxide film 61 is maintained at 5 nm/min, and the etching rate of the BPSG film 63 can be increased to 500 nm/min. That is, it has been found that the selection ratio of the BPSG film 63 to the thermal oxide film 61 can be increased to 1000. In addition, the inventors found that the etching rate of the TEOS film under the above conditions can be increased to 20 nm/min.

本發明人針對上述高選擇比實現的機制進行研究而推斷出以下之假設說明。The present inventors have inferred the following hypothetical explanations for the mechanism of the above-described high selection ratio.

HF氣體與H2 O結合成為氟酸,該氟酸侵入而除去氧化膜。在幾乎不存在H2 O環境下,HF氣體欲成為氟酸時,需要和氧化膜含有之水(H2 O)分子結合。The HF gas combines with H 2 O to form a hydrofluoric acid, and the hydrofluoric acid invades to remove the oxide film. In the case where there is almost no H 2 O, when HF gas is to be hydrofluoric acid, it needs to be combined with water (H 2 O) molecules contained in the oxide film.

BPSG膜63藉由CVD處理等之蒸鍍而形成之故,膜之構造為疏構造,容易吸附水分子。因此於BPSG膜63含有某一程度之水分子。到達BPSG膜63之HF氣體與該水分子結合而成為氟酸,該氟酸侵入BPSG膜63。The BPSG film 63 is formed by vapor deposition such as CVD treatment, and the structure of the film is a sparse structure, and it is easy to adsorb water molecules. Therefore, the BPSG film 63 contains a certain degree of water molecules. The HF gas reaching the BPSG film 63 is combined with the water molecules to become hydrofluoric acid, and the hydrofluoric acid intrudes into the BPSG film 63.

另外,熱氧化膜61係於800℃~900℃環境下之熱氧化處理被形成,膜形成時不含水分子,膜之構造為密構造,不容易吸附水分子。因此於熱氧化膜61幾乎不含水分子,因為不含水分子,即使被供給之HF氣體到達熱氧化膜61亦不會成為氟酸,結果,熱氧化膜61不被侵入。Further, the thermal oxide film 61 is formed by thermal oxidation treatment in an environment of 800 ° C to 900 ° C, and the film is formed without water molecules, and the structure of the film is a dense structure, and it is not easy to adsorb water molecules. Therefore, the thermal oxide film 61 hardly contains water molecules, and since the supplied HF gas reaches the thermal oxide film 61 without being hydrolyzed, it does not become hydrofluoric acid, and as a result, the thermal oxide film 61 is not invaded.

如此則,在幾乎不存在H2 O環境下,不供給H2 O氣體而對晶圓W僅供給HF氣體時,BPSG膜63對熱氧化膜61之選擇比可提升至1000。In this manner, when the H 2 O gas is not supplied and the HF gas is supplied to the wafer W in the absence of the H 2 O atmosphere, the selection ratio of the BPSG film 63 to the thermal oxide film 61 can be increased to 1,000.

但是,藉由氟酸除去BPSG膜63時,BPSG膜63中之SiO2 與氟酸(HF)會引起以下之式所示之化學反應:SiO2 +4HF → SiF4 +2H2 O ↑ SiF4 +2HF → H2 SiF6 However, when the BPSG film 63 is removed by the hydrofluoric acid, the SiO 2 and the hydrofluoric acid (HF) in the BPSG film 63 cause a chemical reaction represented by the following formula: SiO 2 + 4HF → SiF 4 + 2H 2 O ↑ SiF 4 + 2HF → H 2 SiF 6

而產生殘留物(H2 SiF6 )。A residue (H 2 SiF 6 ) is produced.

相對於此,本實施形態中使用NH3 除去殘留物。具體言之為,藉由對H2 SiF6 )供給NH3 氣體而引起以下之式所示之化學反應:。H2 SiF6 +2NH3 → 2NH4 F+SiF4In contrast, in the present embodiment, NH 3 is used to remove the residue. Specifically, the chemical reaction shown by the following formula is caused by supplying NH 3 gas to H 2 SiF 6 ): H 2 SiF 6 +2NH 3 → 2NH 4 F+SiF 4

產生NH4 F(氟化氨)與SiF4 (四氟化矽)。NH4 F(氟化氨)為容易昇華之物質,只要設定環境溫度稍微高於常溫即可昇華,因而容易除去。NH 4 F (fluorinated ammonia) and SiF 4 (fluorene tetrafluoride) are produced. NH 4 F (fluorine fluoride) is a substance that is easy to sublimate, and can be removed as long as the ambient temperature is set to be slightly higher than normal temperature.

亦即,本實施形態中使SiO2 及氟酸之反應殘留物(H2 SiF6 )經由和NH3 之反應及昇華而除去。That is, in the present embodiment, the reaction residue (H 2 SiF 6 ) of SiO 2 and hydrofluoric acid is removed by reaction and sublimation with NH 3 .

以下說明本實施形態之基板處理方法。The substrate processing method of this embodiment will be described below.

圖5為圖1之基板處理系統執行之基板處理方法之流程圖。FIG. 5 is a flow chart of a substrate processing method performed by the substrate processing system of FIG. 1. FIG.

首先,準備在熱氧化膜61上均勻形成多晶矽膜62,且於多晶矽膜62上依據特定圖案形成BPSG膜63而使多晶矽膜62之一部分露出的晶圓W。將該晶圓W搬入第1製程模組25之腔室內,載置於ESC28上。First, a wafer W in which the polycrystalline germanium film 62 is uniformly formed on the thermal oxide film 61 and the BPSG film 63 is formed on the polycrystalline germanium film 62 to partially expose the polycrystalline germanium film 62 is prepared. The wafer W is carried into the chamber of the first process module 25 and placed on the ESC 28.

之後,對腔室內導入含CF系氣體的處理氣體,於上部電極與下部電極間產生電場使處理氣體電漿化而產生離子及自由基,藉由該離子及自由基進行露出之多晶矽膜62之蝕刻處理(步驟S51)。此時,多晶矽膜62被蝕刻形成導孔(via hole)或溝。又,一部分之熱氧化膜61露出(圖3(A))。Thereafter, a processing gas containing a CF-based gas is introduced into the chamber, an electric field is generated between the upper electrode and the lower electrode, and the processing gas is plasma-formed to generate ions and radicals, and the polycrystalline germanium film 62 is exposed by the ions and radicals. Etching process (step S51). At this time, the polysilicon film 62 is etched to form a via hole or a trench. Further, a part of the thermal oxide film 61 is exposed (Fig. 3(A)).

之後,自第1製程模組25之腔室搬出晶圓W,經由載入模組13搬入第2製程模組34之腔室38內。此時晶圓W載置於載置台39。Thereafter, the wafer W is carried out from the chamber of the first process module 25, and is carried into the chamber 38 of the second process module 34 via the loading module 13. At this time, the wafer W is placed on the mounting table 39.

之後,藉由APC閥42設定腔室38內之壓力為1.3×101 ~1.1×103 Pa(1~8Torr),藉由側壁內之加熱器設定腔室38內之溫度為40~60℃。之後,自噴氣頭40之上層氣體供給部44以流量40~60SCCM對晶圓W供給HF氣體(HF氣體供給步驟)(步驟S52)(圖3(B))。又,此時,由腔室38內除去大部分之水分子,又,對腔室38內不供給H2 O氣體。Thereafter, the pressure in the chamber 38 is set to 1.3 × 10 1 to 1.1 × 10 3 Pa (1 to 8 Torr) by the APC valve 42, and the temperature in the chamber 38 is set to 40 to 60 ° C by the heater in the side wall. . Thereafter, the upper layer gas supply unit 44 of the air jet head 40 supplies HF gas to the wafer W at a flow rate of 40 to 60 SCCM (HF gas supply step) (step S52) (Fig. 3(B)). Further, at this time, most of the water molecules are removed from the chamber 38, and no H 2 O gas is supplied to the chamber 38.

其中,到達BPSG膜63之HF氣體和BPSG膜63含有之水分子結合而成為氟酸,該氟酸侵入BPSG膜63,結果,BPSG膜63被選擇性蝕刻,但BPSG膜63中之SiO2 與氟酸(HF)反應而產生殘留物64,沈積於多晶矽膜62或露出之熱氧化膜61上。Here, the HF gas reaching the BPSG film 63 and the water molecules contained in the BPSG film 63 are combined to form hydrofluoric acid, and the hydrofluoric acid intrudes into the BPSG film 63. As a result, the BPSG film 63 is selectively etched, but the SiO 2 in the BPSG film 63 is The hydrofluoric acid (HF) reacts to produce a residue 64 which is deposited on the polysilicon film 62 or the exposed thermal oxide film 61.

之後,停止HF氣體對腔室38內之供給後,自噴氣頭40之下層氣體供給部43將NH3 氣體供給至晶圓W(洗淨氣體供給步驟)(步驟S53)(圖3(D)。此時,NH3 氣體和構成殘留物64之H2 SiF6 反應而產生NH4 F(氟化氨)與SiF4 (四氟化矽)。只要設定腔室38內之環境溫度稍微高於常溫即可使NH4 F昇華(圖3(E)。After that, after the HF gas is supplied to the chamber 38, the NH 3 gas is supplied from the lower gas supply unit 43 to the wafer W (the cleaning gas supply step) (step S53) (Fig. 3(D) At this time, the NH 3 gas reacts with H 2 SiF 6 constituting the residue 64 to generate NH 4 F (fluorinated ammonia) and SiF 4 (fluorene tetrafluoride). As long as the ambient temperature in the chamber 38 is set slightly higher than NH 4 F can be sublimated at room temperature (Fig. 3(E).

之後,自第2製程模組34之腔室38搬出晶圓W,結束本處理。Thereafter, the wafer W is carried out from the chamber 38 of the second process module 34, and the process is terminated.

依據圖5之處理,對具有熱氧化膜61及BPSG膜63之晶圓W供給HF氣體,再對該晶圓W供給NH3 氣體。由HF氣體產生之氟酸使BPSG膜63被選擇性蝕刻,但會產生由H2 SiF6 構成之殘留物64,NH3 氣體和H2 SiF6 反應而產生NH4 F與SiF4 。NH4 F容易昇華。因此,可經由和NH3 氣體之反應及昇華而除去殘留物64。如此則,可以容易除去H2 SiF6 構成之殘留物64。Based on the processing of FIG. 5, HF gas is supplied to the wafer W having a thermal oxide film 61 and the BPSG film 63, and then NH 3 gas is supplied to the wafer W. The HF gas generated by the hydrofluoric acid so that the BPSG film 63 is selectively etched, but is generated composed of the H 2 SiF 6 residue 64, NH 3 gas and H 2 SiF 6 to produce NH 4 F reaction with SiF 4. NH 4 F is easy to sublimate. Therefore, the residue 64 can be removed by reaction with the NH 3 gas and sublimation. In this way, the residue 64 composed of H 2 SiF 6 can be easily removed.

於圖5之處理,對晶圓W供給HF氣體時,由腔室38內之水分子幾乎都被除去,而且對腔室38內不供給H2 O氣體。因此於幾乎不含水分子的熱氧化膜61中,不會產生HF氣體與水分子之結合,幾乎不產生氟酸,結果,熱氧化膜61幾乎不被侵入。如此則,更能確實進行BPSG膜63之選擇性蝕刻。In the process of FIG. 5, when HF gas is supplied to the wafer W, almost all water molecules in the chamber 38 are removed, and no H 2 O gas is supplied to the chamber 38. Therefore, in the thermal oxide film 61 in which the water molecules are hardly contained, the combination of the HF gas and the water molecules does not occur, and the hydrofluoric acid is hardly generated, and as a result, the thermal oxide film 61 is hardly invaded. In this way, the selective etching of the BPSG film 63 can be performed more reliably.

於圖5之處理,多晶矽膜62係於HF氣體之供給而除去BPSG膜63之前被蝕刻。如此則,多晶矽膜62之蝕刻時,可以BPSG膜63作為硬質遮罩使用,因此可以更確實蝕刻多晶矽膜62成為所要形狀。In the process of FIG. 5, the polysilicon film 62 is etched before the supply of HF gas to remove the BPSG film 63. As described above, when the polysilicon film 62 is etched, the BPSG film 63 can be used as a hard mask, so that the polysilicon film 62 can be more reliably etched into a desired shape.

於圖5之處理,腔室38內之水分子幾乎都被除去,而且H2 O氣體不被供給至腔室38內。另外,晶圓W中之BPSG膜63含有的水分子使用於SiO2 與氟酸之反應而被消費掉,因此可維持腔室38內於極為乾燥狀態。結果,可抑制水分子引起之微粒或晶圓W上之水痕之產生,更能提升晶圓W製造之半導體裝置之信賴性。In the processing of FIG. 5, almost all of the water molecules in the chamber 38 are removed, and the H 2 O gas is not supplied into the chamber 38. Further, the water molecules contained in the BPSG film 63 in the wafer W are consumed by the reaction of SiO 2 and hydrofluoric acid, so that the inside of the chamber 38 can be kept extremely dry. As a result, the generation of water marks on the particles or the wafer W caused by the water molecules can be suppressed, and the reliability of the semiconductor device manufactured by the wafer W can be improved.

又,於圖5之處理,殘留物64之除去時,僅NH3 氣體被供給至腔室38內,但被供給之氣體不限定於此,亦可供給NH3 氣體與其他氣體、例如N2 氣體之混合氣體。Further, in the treatment of FIG. 5, when the residue 64 is removed, only the NH 3 gas is supplied into the chamber 38, but the supplied gas is not limited thereto, and the NH 3 gas and other gases such as N 2 may be supplied. a mixture of gases.

又,於圖5之處理,BPSG膜63之選擇性蝕刻及殘留物64之除去,可以同樣於第2製程模組34進行。如此則,可達成基板處理系統10之小型化。Further, in the process of FIG. 5, the selective etching of the BPSG film 63 and the removal of the residue 64 can be performed in the same manner as in the second process module 34. In this way, the miniaturization of the substrate processing system 10 can be achieved.

以下說明本發明第2實施形態之具備基板處理裝置的基板處理系統。Hereinafter, a substrate processing system including a substrate processing apparatus according to a second embodiment of the present invention will be described.

本實施形態之構成或作用基本上和第1實施形態相同,僅第2製程部之構成和第1實施形態不同。因此,省略相同構成之說明,以下僅說明和第1實施形態不同之構成或作用。The configuration or operation of the present embodiment is basically the same as that of the first embodiment, and only the configuration of the second processing unit is different from that of the first embodiment. Therefore, the description of the same configuration will be omitted, and only the configuration or action different from the first embodiment will be described below.

圖6為本實施形態之具備基板處理裝置的基板處理系統之概略構成平面圖。Fig. 6 is a plan view showing a schematic configuration of a substrate processing system including a substrate processing apparatus according to the embodiment.

於圖6,基板處理系統77具備:第1製程部11;第2製程部65(基板處理裝置),用於對第1製程部11進行電漿處理後之晶圓W進行後述之特定處理;及載入模組13。In FIG. 6, the substrate processing system 77 includes a first processing unit 11 and a second processing unit 65 (substrate processing apparatus) for performing a specific processing to be described later on the wafer W after the plasma processing of the first processing unit 11; And loading module 13.

第2製程部65具有:第2製程模組66,用於對晶圓W進行後述之選擇性蝕刻處理;第3製程模組68,其介由真空閘閥67連接於第2製程模組66,用於對晶圓W進行後述之加熱處理;及第2真空隔絕模組37。The second processing unit 65 includes a second process module 66 for performing a selective etching process to be described later on the wafer W, and a third process module 68 connected to the second process module 66 via a vacuum gate valve 67. It is used to heat the wafer W to be described later, and the second vacuum isolation module 37.

圖7為圖6中第2製程模組之斷面圖,圖7(A)為沿圖6中II-II線之斷面圖,圖7(B)為圖7(A)中A部之擴大圖。又,第2製程模組66之構成或作用基本上和第1實施形態之第2製程模組34相同,僅噴氣頭之構成和第2製程模組34不同。因此,省略相同構成或作用之說明。Figure 7 is a cross-sectional view of the second process module of Figure 6, Figure 7 (A) is a cross-sectional view taken along line II-II of Figure 6, and Figure 7 (B) is a portion of Figure A (A) Expand the map. Further, the configuration or function of the second process module 66 is basically the same as that of the second process module 34 of the first embodiment, and only the configuration of the air jet head is different from that of the second process module 34. Therefore, the description of the same configuration or function will be omitted.

於圖7(A),第2製程模組66具有:配置於腔室38之上方的噴氣頭69。噴氣頭69具有圓板狀之氣體供給部70(HF氣體供給裝置),氣體供給部70具有緩衝室71。緩衝室71介由氣體通氣孔72連通於腔室38內。In FIG. 7(A), the second process module 66 has a jet head 69 disposed above the chamber 38. The air jet head 69 has a disk-shaped gas supply unit 70 (HF gas supply device), and the gas supply unit 70 has a buffer chamber 71. The buffer chamber 71 communicates with the chamber 38 via a gas vent 72.

又,噴氣頭69之氣體供給部70之緩衝室71,係連接於HF氣體供給系,該HF氣體供給系對緩衝室71供給HF氣體。該被供給之HF氣體介由氣體通氣孔72被供給至腔室38內。噴氣頭69之氣體供給部70內藏有加熱器(未圖示)、例如加熱元件,該加熱元件控制緩衝室71內之HF氣體之溫度。Further, the buffer chamber 71 of the gas supply unit 70 of the air jet head 69 is connected to an HF gas supply system that supplies HF gas to the buffer chamber 71. The supplied HF gas is supplied into the chamber 38 through the gas vent 72. The gas supply unit 70 of the air jet head 69 contains a heater (not shown), for example, a heating element that controls the temperature of the HF gas in the buffer chamber 71.

又,如圖7(B)所示,於噴氣頭69,和噴氣頭40之氣體通氣孔47、48同樣,其往氣體通氣孔72中之腔室38內之開口部形成為末端擴大狀。Further, as shown in Fig. 7(B), in the air jet head 69, similarly to the gas vent holes 47, 48 of the air jet head 40, the opening portion in the chamber 38 in the gas vent hole 72 is formed in an end-expanded shape.

回至圖6,第3製程模組68具有:框體狀之處理室容器(腔室)73;平台加熱器74(基板加熱裝置),配置於腔室73內,作為晶圓W之載置台;緩衝臂部75,配置於平台加熱器74附近,可將平台加熱器74載置之晶圓W往上推;及氣體導入部(未圖示),可對腔室73內導入例如N2 氣體之惰性氣體。Returning to Fig. 6, the third process module 68 has a process chamber container (chamber) 73 in the form of a frame, and a stage heater 74 (substrate heating device) disposed in the chamber 73 as a mounting table for the wafer W. The buffer arm portion 75 is disposed in the vicinity of the stage heater 74 to push up the wafer W placed on the stage heater 74, and a gas introduction portion (not shown) for introducing, for example, N 2 into the chamber 73. An inert gas of gas.

平台加熱器74,係由表面形成有氧化覆膜之鋁構成,藉由內藏之電熱線等構成之加熱器加熱載置之晶圓W至特定溫度。緩衝臂部75,係使被進行選擇性蝕刻處理的晶圓W暫時迴避於第2搬送臂部37之移動軌道上方,而使第2製程模組66或第3製程模組68中晶圓W之圓滑替換成為可能。The stage heater 74 is made of aluminum having an oxide film formed on its surface, and the placed wafer W is heated to a specific temperature by a heater composed of a built-in electric heating wire or the like. The buffer arm portion 75 temporarily avoids the wafer W subjected to the selective etching process from being above the moving track of the second transfer arm portion 37, and causes the wafer W in the second process module 66 or the third process module 68. Smooth replacement is possible.

於基板處理系統77,載入模組13之內部壓力被維持於大氣壓,第2製程模組66及第3製程模組68之內部壓力被維持於真空或大氣壓以下。因此,第2真空隔絕模組37,係於其和第3製程模組68之連結部具備真空閘閥76。In the substrate processing system 77, the internal pressure of the loading module 13 is maintained at atmospheric pressure, and the internal pressures of the second processing module 66 and the third processing module 68 are maintained below vacuum or atmospheric pressure. Therefore, the second vacuum isolation module 37 is provided with a vacuum gate valve 76 at its connection portion with the third process module 68.

SiO2 與氟酸反應產生之H2 SiF6 藉由加熱而如以下所示被分解:H2 SiF6 +Q(熱能) → 2HF+SiF4H 2 SiF 6 produced by the reaction of SiO 2 with hydrofluoric acid is decomposed by heating as follows: H 2 SiF 6 + Q (thermal energy) → 2HF + SiF 4

產生HF與SiF4Produce HF and SiF 4 .

本實施形態中,利用上述式所示H2 SiF6 之分解,使SiO2 與氟酸反應產生之殘留物之H2 SiF6 藉由加熱分解而除去。In this embodiment, the use of the decomposition of H 2 SiF 6 shown in the above formula, so that the reaction of SiO 2 and hydrofluoric acid residue of H 2 SiF 6 produced by the thermal decomposition is removed.

以下說明本實施形態之基板處理方法。The substrate processing method of this embodiment will be described below.

圖8為圖6之基板處理系統執行之基板處理方法之流程圖。8 is a flow chart of a substrate processing method performed by the substrate processing system of FIG. 6.

首先,執行圖5之處理之步驟S51。之後,自第1製程模組25之腔室搬出晶圓W,經由載入模組13搬入第2製程模組66之腔室38內。此時晶圓W載置於載置台39。First, step S51 of the process of FIG. 5 is performed. Thereafter, the wafer W is carried out from the chamber of the first process module 25, and is carried into the chamber 38 of the second process module 66 via the loading module 13. At this time, the wafer W is placed on the mounting table 39.

之後,執行圖5之處理之步驟S52,自第2製程模組66之腔室38搬出晶圓W,將晶圓W搬入第3製程模組68之腔室73內。此時,晶圓W載置於平台加熱器74上。藉由平台加熱器74加熱所載置之晶圓W基板處理裝置特定溫度、具體言之為,150℃以上(基板加熱步驟)(步驟S81)。又,氣體導入部對腔室73內導入N2 氣體,該導入之N2 氣體依據TMP41之減壓而形成氣體流。此時,構成殘留物64之H2 SiF6 藉由加熱被分解為HF與SiF4 ,分解之HF與SiF4 被捲入氣體流而除去。Thereafter, in step S52 of the process of FIG. 5, the wafer W is carried out from the chamber 38 of the second process module 66, and the wafer W is carried into the chamber 73 of the third process module 68. At this time, the wafer W is placed on the stage heater 74. The substrate W is heated by the stage heater 74 to a specific temperature of the substrate W processing apparatus, specifically, 150 ° C or more (substrate heating step) (step S81). Further, the gas introduction unit introduces N 2 gas into the chamber 73, and the introduced N 2 gas forms a gas flow in accordance with the pressure reduction of the TMP 41. At this time, H 2 SiF 6 constituting the residue 64 is decomposed into HF and SiF 4 by heating, and the decomposed HF and SiF 4 are taken up into the gas stream and removed.

之後,自第3製程模組68之腔室73搬出晶圓W,結束本處理。Thereafter, the wafer W is carried out from the chamber 73 of the third process module 68, and the process is terminated.

依據圖8之處理,對具有熱氧化膜61及BPSG膜63之晶圓W供給HF氣體,再對該晶圓W加熱。由HF氣體產生之氟酸使BPSG膜63被選擇性蝕刻,但會產生由H2 SiF6 構成之殘留物64。該殘留物64藉由加熱被分解為HF與SiF4 。因此,可經由加熱分解而除去殘留物64。如此則,可以容易除去H2 SiF6 構成之殘留物64。According to the process of FIG. 8, the wafer W having the thermal oxide film 61 and the BPSG film 63 is supplied with HF gas, and the wafer W is heated. The fluoric acid generated by the HF gas causes the BPSG film 63 to be selectively etched, but a residue 64 composed of H 2 SiF 6 is generated. This residue 64 is decomposed into HF and SiF 4 by heating. Therefore, the residue 64 can be removed by thermal decomposition. In this way, the residue 64 composed of H 2 SiF 6 can be easily removed.

於圖8之處理,對晶圓W供給HF氣體及對晶圓W之加熱,係於個別之製程模組進行,但彼等處理亦可於1個製程模組進行,具體言之為,如圖9所示,於第2製程模組66之載置台39內配置加熱器78,於腔室38內藉由氟酸除去BPSG膜63之後,不使晶圓W搬出腔室38,而使停留於載置台39上,藉由加熱器78加熱晶圓W至150℃以上。SiO2 與氟酸反應產生之H2 SiF6 可於150℃以上被分解。因此藉由加熱將H2 SiF6 分解為HF與SiF4 之後可以確實除去。In the processing of FIG. 8, the HF gas is supplied to the wafer W and the heating of the wafer W is performed in an individual process module, but the processing may be performed in one process module, specifically, As shown in FIG. 9, a heater 78 is disposed in the mounting table 39 of the second process module 66, and after the BPSG film 63 is removed by the hydrofluoric acid in the chamber 38, the wafer W is not carried out from the chamber 38. On the mounting table 39, the wafer W is heated by the heater 78 to 150 ° C or higher. H 2 SiF 6 produced by the reaction of SiO 2 with hydrofluoric acid can be decomposed above 150 °C. Therefore, H 2 SiF 6 can be surely removed by decomposing H 2 SiF 6 into HF and SiF 4 by heating.

於圖8之處理,加熱晶圓W時於腔室73內導入N2 氣體而形成氣體流,因此,分解之HF與SiF4 被捲入氣體流而可以確實除去。In the process of FIG. 8, when the wafer W is heated, N 2 gas is introduced into the chamber 73 to form a gas flow. Therefore, the decomposed HF and SiF 4 are caught in the gas flow and can be surely removed.

上述各實施形態中,說明選擇性蝕刻BPSG膜63,但被選擇性蝕刻之氧化膜不限定於此,只要是至少較熱氧化膜61含有更多雜質的氧化膜即可,具體言之為,可為TEOS(Tetra Ethyl Ortho Silicate)膜或BPS(Boron Silicate Glass)膜。又,被除去之殘留物亦不限定於H2 SiF6 ,只要是藉由氟酸之氧化膜除去時所產生之殘留物之除去均可適用本發明。In the above embodiments, the selective etching of the BPSG film 63 is described. However, the oxide film to be selectively etched is not limited thereto, and may be an oxide film containing at least more impurities than the thermal oxide film 61. It may be a TEOS (Tetra Ethyl Ortho Silicate) film or a BPS (Bron Silicate Glass) film. Further, the residue to be removed is not limited to H 2 SiF 6 , and the present invention can be applied as long as it is removed by removal of an oxide film of hydrofluoric acid.

又,各實施形態之具備基板處理裝置的基板處理系統,係以2個製程部平行配置者加以說明,但基板處理系統之構成不限定於此,具體言之為,可為多數個製程模組以縱列狀配置者或以群組狀配置者。Further, the substrate processing system including the substrate processing apparatus according to each embodiment is described in which two processing units are arranged in parallel, but the configuration of the substrate processing system is not limited thereto, and specifically, it may be a plurality of processing modules. Arranged in a columnar configuration or in a group configuration.

於圖5之處理或圖8之處理進行之基板不限定於半導體裝置用晶圓,可為LCD或FPD(Flat Panel Display)等使用之各種基板或光罩、CD基板、印刷機板等。The substrate to be processed in the process of FIG. 5 or the process of FIG. 8 is not limited to the wafer for a semiconductor device, and may be any substrate or mask used for LCD or FPD (Flat Panel Display), a CD substrate, a printer plate, or the like.

本發明之目的,係藉由將實現上述各實施形態功能的軟體程式碼記錄於記憶媒體,將該記憶媒體供給至系統或裝置,該系統或裝置之電腦(或CPU、MPU等)讀出記憶於記憶媒體之程式碼予以執行而達成。It is an object of the present invention to provide a software program for realizing the functions of the above embodiments in a memory medium, and to supply the memory medium to a system or device, and the computer (or CPU, MPU, etc.) of the system or device reads the memory. This is achieved by executing the code of the memory medium.

此情況下,由記憶媒體讀出之程式碼本身成為實現上述各實施形態之功能,該程式碼及記憶該程式碼之記憶媒體則構成本發明。In this case, the code itself read by the memory medium is a function for realizing the above embodiments, and the code and the memory medium for storing the code constitute the present invention.

又,作為供給程式碼之記憶媒體,可為例如軟碟(註冊商標)、硬碟、光磁碟、CD-ROM、CD-R、CD-RW、DVD-ROM、DVD-RAM、DVD-RW、DVD+RW等之光碟、磁帶、非揮發性記憶卡、ROM等。又,亦可藉由網路下載程式碼。Further, the memory medium to which the program code is supplied may be, for example, a floppy disk (registered trademark), a hard disk, an optical disk, a CD-ROM, a CD-R, a CD-RW, a DVD-ROM, a DVD-RAM, or a DVD-RW. , DVD, RW, etc., optical discs, non-volatile memory cards, ROM, etc. Also, the code can be downloaded via the Internet.

又,不僅藉由執行電腦讀出之程式碼,而實現上述各實施形態之功能,就連依該程式碼之指示,使電腦上稼動之OS(操作系統)等進行實際處理之一部分或全部,藉由該處理而實現各實施形態之功能之情況亦被包含。Moreover, not only by executing the program code read by the computer, but also by implementing the functions of the above embodiments, the OS (operating system) and the like on the computer are actually processed in part or in whole according to the instruction of the code. The case where the functions of the respective embodiments are realized by this processing is also included.

又,由記憶媒體讀出之程式碼,被寫入插入電腦之功能擴張板或連接於電腦之功能擴張模組具備之記憶體後,依該程式碼之指示,使該擴張功能於擴張板或功能擴張模組具備之CPU等進行實際處理之一部分或全部,藉由該處理而實現上述各實施形態之功能者亦被包含。Moreover, the code read by the memory medium is written into the memory expansion board of the computer or the memory of the function expansion module connected to the computer, and the expansion function is applied to the expansion board according to the instruction of the code. The CPU or the like provided in the function expansion module performs part or all of the actual processing, and the functions of the above embodiments are also included in the processing.

(發明效果)(effect of the invention)

依據申請專利範圍第1項之基板處理方法及申請專利範圍第7項之基板處理裝置,係對具有藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜的基板供給HF氣體,再對該基板供給至少含有NH3 氣體的洗淨氣體。由HF氣體產生之氟酸可選擇性蝕刻第2氧化膜,但會產生殘留物。NH3 氣體會和該殘留物反應而產生容易昇華之物質。因此,殘留物可經由和NH3 氣體之反應及昇華而被除去。如此則,容易除去氟酸引起之殘留物。The substrate processing method according to the first aspect of the invention, and the substrate processing apparatus according to claim 7 are a substrate supply having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities. The HF gas is supplied to the substrate with a purge gas containing at least NH 3 gas. The fluoric acid produced by the HF gas selectively etches the second oxide film, but generates a residue. The NH 3 gas reacts with the residue to produce a substance that is easily sublimed. Therefore, the residue can be removed by reaction and sublimation with NH 3 gas. In this way, it is easy to remove the residue caused by the hydrofluoric acid.

依據申請專利範圍第2項之基板處理方法,於上述HF氣體供給步驟不供給H2 O氣體,因而在幾乎不含H2 O的第1氧化膜中,幾乎不產生HF氣體與H2 O之結合,不產生氟酸,因此第1氧化膜幾乎不被蝕刻。因此可以更確實選擇性蝕刻第2氧化膜。Patent application range of the substrate according to processing method of the second item, the step of supplying HF gas to the H 2 O gas is not supplied, thus almost no oxide film of the first H 2 O, almost no HF gas and the H 2 O The combination does not generate hydrofluoric acid, so the first oxide film is hardly etched. Therefore, the second oxide film can be selectively etched selectively.

依據申請專利範圍第3項之基板處理方法,含矽層係於HF氣體供給之前被蝕刻。如此則,含矽層之蝕刻時,可以第2氧化膜作為硬質遮罩使用,因此可以確實蝕刻含矽層成為所要形狀。According to the substrate processing method of claim 3, the ruthenium-containing layer is etched before the HF gas supply. In this manner, when the ruthenium-containing layer is etched, the second oxide film can be used as a hard mask, so that the ruthenium-containing layer can be surely etched into a desired shape.

依據申請專利範圍第4項之基板處理方法及申請專利範圍第8項之基板處理裝置,係對具有藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜的基板供給HF氣體,再度加熱該基板。由HF氣體產生之氟酸可選擇性蝕刻第2氧化膜,但會產生殘留物。該殘留物藉由加熱被分解昇華之物質。因此,殘留物可經由加熱分解而被除去。如此則,容易除去氟酸引起之殘留物。The substrate processing method according to the fourth aspect of the invention, and the substrate processing apparatus according to claim 8 are a substrate supply having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities. The HF gas is used to heat the substrate again. The fluoric acid produced by the HF gas selectively etches the second oxide film, but generates a residue. The residue is decomposed and sublimated by heating. Therefore, the residue can be removed by decomposition by heating. In this way, it is easy to remove the residue caused by the hydrofluoric acid.

依據申請專利範圍第5項之基板處理方法,係於N2 氣體環境下加熱上述基板。N2 氣體形成氣體流,可以捲入、搬運被分解之殘留物。如此則,可以確實除去氟酸引起之殘留物。According to the substrate processing method of claim 5, the substrate is heated in a N 2 gas atmosphere. The N 2 gas forms a gas stream, and can be entangled and transported to the decomposed residue. In this way, the residue caused by the hydrofluoric acid can be surely removed.

依據申請專利範圍第6項之基板處理方法,係加熱上述基板至150℃以上。氟酸引起之殘留物於150℃以上被分解。因此,可以確實除去氟酸引起之殘留物。According to the substrate processing method of claim 6, the substrate is heated to 150 ° C or higher. The residue caused by hydrofluoric acid is decomposed above 150 °C. Therefore, the residue caused by the hydrofluoric acid can be surely removed.

W...晶圓W. . . Wafer

10、77...基板處理系統10, 77. . . Substrate processing system

11...第1製程部11. . . First process department

12、65...第2製程部12, 65. . . Second process department

13...載入模組13. . . Loading module

14...FOUP14. . . FOUP

15...FOUP載置台15. . . FOUP mounting table

16...定位器16. . . Locator

17...第1IMS17. . . 1IMS

18...第2IMS1818. . . 2IMS18

25...第1製程模組25. . . First process module

34...第2製程模組34. . . 2nd process module

38...腔室38. . . Chamber

39...載置台39. . . Mounting table

40...噴氣頭40. . . Jet head

43...下層氣體供給部43. . . Lower gas supply

44...上層氣體供給部44. . . Upper gas supply

60...矽基材60. . . Bismuth substrate

61...熱氧化膜61. . . Thermal oxide film

62...多晶矽膜62. . . Polycrystalline germanium film

63...BPSG膜63. . . BPSG film

64...殘留物64. . . the remains

68...第3製程模組68. . . 3rd process module

74...平台加熱器74. . . Platform heater

圖1為本發明第1實施形態之具備基板處理裝置的基板處理系統之概略構成平面圖。1 is a plan view showing a schematic configuration of a substrate processing system including a substrate processing apparatus according to a first embodiment of the present invention.

圖2為圖1中第2製程模組之斷面圖,圖2(A)為圖1中沿I-I線之斷面圖,圖2(B)為圖2(A)中A部之擴大圖。Figure 2 is a cross-sectional view of the second process module of Figure 1, Figure 2 (A) is a cross-sectional view taken along line I-I of Figure 1, and Figure 2 (B) is a portion of Figure A (A) Expand the map.

圖3為圖1之基板處理系統執行之基板處理方法之工程圖。3 is a drawing of a substrate processing method performed by the substrate processing system of FIG. 1.

圖4為氧化膜種類與蝕刻速率之關係分布圖。Fig. 4 is a graph showing the relationship between the type of oxide film and the etching rate.

圖5為圖1之基板處理系統執行之基板處理方法之流程圖。FIG. 5 is a flow chart of a substrate processing method performed by the substrate processing system of FIG. 1. FIG.

圖6為本發明第2實施形態之具備基板處理裝置的基板處理系統之概略構成平面圖。Fig. 6 is a plan view showing a schematic configuration of a substrate processing system including a substrate processing apparatus according to a second embodiment of the present invention.

圖7為圖6中第2製程模組之斷面圖,圖7(A)為沿圖6中II-II線之斷面圖,圖7(B)為圖7(A)中A部之擴大圖。Figure 7 is a cross-sectional view of the second process module of Figure 6, Figure 7 (A) is a cross-sectional view taken along line II-II of Figure 6, and Figure 7 (B) is a portion of Figure A (A) Expand the map.

圖8為圖6之基板處理系統執行之基板處理方法之流程圖。8 is a flow chart of a substrate processing method performed by the substrate processing system of FIG. 6.

圖9為圖7之第2製程模組之變形例之斷面圖。Figure 9 is a cross-sectional view showing a modification of the second process module of Figure 7.

W...晶圓W. . . Wafer

60...矽基材60. . . Bismuth substrate

61...熱氧化膜61. . . Thermal oxide film

62...多晶矽膜62. . . Polycrystalline germanium film

63...BPSG膜63. . . BPSG film

64...殘留物64. . . the remains

Claims (8)

一種基板處理方法,係對基板進行處理者,該基板具有:於處理室內,藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:由上述處理室內去除水分子,對上述基板供給HF氣體並使上述第2氧化膜變質為殘留物之步驟;及用於對同時存在上述第1氧化膜及上述殘留物之上述基板供給至少含有NH3 氣體的洗淨氣體之洗淨氣體供給步驟。A substrate processing method for processing a substrate having: a first oxide film formed by thermal oxidation treatment in a processing chamber; and a second oxide film containing impurities; and characterized in that: a step of removing water molecules in the chamber, supplying HF gas to the substrate, and modifying the second oxide film into a residue; and supplying the substrate containing the first oxide film and the residue to at least NH 3 gas. A cleaning gas supply step of the cleaning gas. 如申請專利範圍第1項之基板處理方法,其中,於上述HF氣體供給步驟不供給H2 O氣體。The substrate processing method according to claim 1, wherein the H 2 O gas is not supplied in the HF gas supply step. 如申請專利範圍第1或2項之基板處理方法,其中,上述基板具有:形成於上述第1氧化膜上、而且被上述第2氧化膜覆蓋的含矽層,上述第2氧化膜之一部分露出上述含矽層,上述含矽層,係於上述HF氣體供給步驟之前被蝕刻。 The substrate processing method according to claim 1 or 2, wherein the substrate has a ruthenium-containing layer formed on the first oxide film and covered by the second oxide film, and a part of the second oxide film is exposed The ruthenium-containing layer is etched before the HF gas supply step. 一種基板處理方法,係對基板進行處理者,該基板具有:藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:HF氣體供給步驟,用於對上述基板供給HF氣體;及基板加熱步驟,用於加熱被供給上述HF氣體之上述 基板。 A substrate processing method for processing a substrate having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities, wherein the substrate is provided with an HF gas supply step for Supplying HF gas to the substrate; and a substrate heating step for heating the above-mentioned HF gas supplied thereto Substrate. 如申請專利範圍第4項之基板處理方法,其中,於上述基板加熱步驟,係於N2 氣體環境下加熱上述基板。The substrate processing method according to claim 4, wherein in the substrate heating step, the substrate is heated in an N 2 gas atmosphere. 如申請專利範圍第4或5項之基板處理方法,其中,於上述基板加熱步驟,係加熱上述基板至150℃以上。 The substrate processing method of claim 4, wherein the substrate is heated to 150 ° C or higher in the substrate heating step. 一種基板處理裝置,係對基板進行處理者,該基板具有:藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:HF氣體供給裝置,用於對上述基板供給HF氣體;及洗淨氣體供給裝置,用於對被供給上述HF氣體之上述基板供給至少含有NH3 氣體的洗淨氣體。A substrate processing apparatus for processing a substrate, the substrate having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities, wherein the substrate is provided with an HF gas supply device for The HF gas is supplied to the substrate; and the cleaning gas supply device supplies a cleaning gas containing at least NH 3 gas to the substrate to which the HF gas is supplied. 一種基板處理裝置,係對基板進行處理者,該基板具有:藉由熱氧化處理而形成之第1氧化膜,及含有雜質之第2氧化膜;其特徵為具備:HF氣體供給裝置,用於對上述基板供給HF氣體;及基板加熱裝置,用於加熱被供給上述HF氣體之上述基板。A substrate processing apparatus for processing a substrate, the substrate having a first oxide film formed by thermal oxidation treatment and a second oxide film containing impurities, wherein the substrate is provided with an HF gas supply device for An HF gas is supplied to the substrate; and a substrate heating device for heating the substrate to which the HF gas is supplied.
TW096123566A 2006-06-29 2007-06-28 A substrate processing method and a substrate processing apparatus TWI415177B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006180185A JP4817991B2 (en) 2006-06-29 2006-06-29 Substrate processing method

Publications (2)

Publication Number Publication Date
TW200818291A TW200818291A (en) 2008-04-16
TWI415177B true TWI415177B (en) 2013-11-11

Family

ID=39011558

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096123566A TWI415177B (en) 2006-06-29 2007-06-28 A substrate processing method and a substrate processing apparatus

Country Status (4)

Country Link
JP (1) JP4817991B2 (en)
KR (1) KR100869865B1 (en)
CN (1) CN100587920C (en)
TW (1) TWI415177B (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5179896B2 (en) * 2008-02-20 2013-04-10 東京エレクトロン株式会社 Substrate processing method
JP5188212B2 (en) * 2008-03-07 2013-04-24 東京エレクトロン株式会社 Dry cleaning method, substrate processing apparatus, and storage medium
CN102105312B (en) * 2008-07-31 2014-06-11 东京毅力科创株式会社 High throughput processing system for chemical treatment and thermal treatment and method of operating
US9205509B2 (en) * 2011-08-31 2015-12-08 General Electric Company Localized cleaning process and apparatus therefor
JP6524573B2 (en) * 2014-09-30 2019-06-05 株式会社Screenホールディングス Substrate processing method and substrate processing apparatus
US10177002B2 (en) * 2016-04-29 2019-01-08 Applied Materials, Inc. Methods for chemical etching of silicon
JP7113681B2 (en) * 2018-06-28 2022-08-05 株式会社日立ハイテク Etching method and etching apparatus
KR102281826B1 (en) * 2019-07-08 2021-07-23 세메스 주식회사 Apparatus and method for processing substrate
CN111554601B (en) * 2020-04-27 2021-12-28 上海果纳半导体技术有限公司 Wafer front end transfer system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5990019A (en) * 1996-02-15 1999-11-23 Micron Technology, Inc. Selective etching of oxides

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0810681B2 (en) * 1989-09-19 1996-01-31 日本電気株式会社 Method for manufacturing semiconductor device
JPH088231B2 (en) * 1989-10-02 1996-01-29 大日本スクリーン製造株式会社 Selective removal method of insulating film
JP2853211B2 (en) * 1989-11-01 1999-02-03 富士通株式会社 Method for manufacturing semiconductor device
JP3297291B2 (en) * 1995-03-10 2002-07-02 株式会社東芝 Method for manufacturing semiconductor device
KR19980029062A (en) * 1996-10-25 1998-07-15 김영환 Wafer cleaning method
KR200164679Y1 (en) * 1997-05-27 2000-01-15 김영환 Wafer cleaning apparatus
JP2002217414A (en) * 2001-01-22 2002-08-02 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5990019A (en) * 1996-02-15 1999-11-23 Micron Technology, Inc. Selective etching of oxides

Also Published As

Publication number Publication date
JP2008010662A (en) 2008-01-17
TW200818291A (en) 2008-04-16
JP4817991B2 (en) 2011-11-16
CN100587920C (en) 2010-02-03
KR20080001613A (en) 2008-01-03
KR100869865B1 (en) 2008-11-24
CN101097864A (en) 2008-01-02

Similar Documents

Publication Publication Date Title
TWI415177B (en) A substrate processing method and a substrate processing apparatus
TWI389194B (en) A substrate processing apparatus, a substrate processing method, and a memory medium
JP4860219B2 (en) Substrate processing method, electronic device manufacturing method, and program
US20060196527A1 (en) Method of surface processing substrate, method of cleaning substrate, and programs for implementing the methods
JP5743488B2 (en) Substrate processing apparatus and semiconductor device manufacturing method
JP4849614B2 (en) Substrate processing method and substrate processing system
JP2015092637A (en) Substrate processing apparatus and semiconductor device manufacturing method
US20080182421A1 (en) Substrate processing method and substrate processing apparatus
KR100832164B1 (en) Substrate surface processing method, substrate cleaning method and medium for recording program
TW200818316A (en) Substrate processing method and substrate processing apparatus
JP2007266455A (en) Substrate processing apparatus and method, and storage medium
US8206605B2 (en) Substrate processing method and substrate processing system
JP6186022B2 (en) Substrate processing apparatus and semiconductor device manufacturing method
US7993540B2 (en) Substrate processing method and substrate processing apparatus
JP4976002B2 (en) Substrate processing apparatus, substrate processing method, and recording medium
TWI385722B (en) Substrate processing method, cleaning method after chemical mechanical polishing, the method and program for producing electronic device
US20230091762A1 (en) Substrate processing apparatus, method of manufacturing semiconductor device, and non-transitory computer-readable recording medium