TWI411085B - 封裝微晶片的方法 - Google Patents
封裝微晶片的方法 Download PDFInfo
- Publication number
- TWI411085B TWI411085B TW097121024A TW97121024A TWI411085B TW I411085 B TWI411085 B TW I411085B TW 097121024 A TW097121024 A TW 097121024A TW 97121024 A TW97121024 A TW 97121024A TW I411085 B TWI411085 B TW I411085B
- Authority
- TW
- Taiwan
- Prior art keywords
- integrated circuit
- carrier
- wafer
- integrated circuits
- integrated
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
本發明大致上係關於積體電路,特別是針對封裝積體電路封裝。
半導體工業採用許多不同的技術用以封裝積體電路。例如,其中一種技術是將一積體電路封裝在鑄模塑膠內。這樣的一種技術通常被稱為是“封裝層級的封裝”(package level packaging)的一種。使用該項技術的最終封裝積體電路相較於該積體電路有較大的覆蓋區(footprint)。因此,此類封裝後積體電路具有一相對大的面積以連接許多介面導體,例如,一球柵陣列(ball grid array)。因此,該積體電路有許多的輸入與輸出埠(例如,一大型球柵陣列的許多球)用以電性溝通其他外部元件。
另一種技術以一僅外露特定導體(例如,電性接點)的鈍化層,以保護該晶片的敏感部分(例如,外露的導體)。該積體電路的外露導體可以被用來連接外部的元件(例如,一印刷電路板)。該技術通常被稱為“晶圓層級封裝”(wafer level packaging)的一種。相似於前述封裝層級封裝的技術,晶圓層級封裝典型地具有有限的覆蓋區,也就是說大約是該封裝積體電路之覆蓋區的大小。因此,這個類型的封裝具有較小的空間以連接介面導體,進一步限制用以電性溝通其他外部元件的輸入與輸出埠的數目。
依據本發明的一實施例,一種封裝一積體電路的方法,分離成型一晶圓以形成一積體電路,置放該積體電路至一載體上,以及鈍化該積體電路,在置放該積體電路在該載體上之後。此時,該積體電路被固定在該載體上。該方法也電性連接該積體電路至複數個外露導體。
該晶圓可以有複數個積體電路。在該情況,該方法可以分割該晶圓以形成複數個積體電路,以及置放該複數個已分離成型之積體電路在該載體上。以一類似的方法,該方法可以分割/分離成型(dice/singulate)該載體。此外,該複數個外露的導體可以行成一球柵陣列。
該方法在鈍化製程中可以形成複數個鈍化層。為達該目的,該方法可以在該積體電路上形成一第一鈍化層,以及在該第一鈍化層的至少一部份上形成一導電路徑。該導電路徑電性連接至該積體電路。接著,該方法可以形成一第二鈍化層在該導電路徑的至少一部份上。
該載體較佳為相對堅固,厚度至少約0.4毫米。例如,該載體可以至少部分自一金屬材料,一印刷電路板,或晶圓的其中之一形成。在一些實施例中,該方法將積體電路之背側與一晶粒接合薄膜(die attach film)進行層壓(laminate)。在其他的實施例中,該方法使用該薄膜以及/或一環氧化物(epoxy)以及黏劑。
依據本發明的另一實施例,一積體電路封裝方法係提供形成在一晶圓上之積體電路的一陣列,分割該晶圓以形
成複數個積體電路,以及置放一組複數個積體電路在一堅固的載體上。該方法使用一鈍化材料鈍化在該載體上的該組積體電路,以及電性連接該積體電路至複數個外露導體,該些外露導體至少部分被固定在該鈍化材料上。
依據本發明的另一實施例,一積體電路封裝方法係分離成型一晶圓以形成一積體電路,使該積體電路有一長度和一寬度。在分割該晶圓之後,該方法置放該積體電路至一堅固載體上,以及使用一鈍化材料鈍化該載體上的該積體電路。該鈍化材料也是在該載體上。該方法也電性連接該積體電路至複數個外露導體,該些外露導體至少部分被固定至該鈍化材料。外露導體的至少其中之一位於超越該積體電路之至少一該長度或該寬度。
在說明的實施例中,一晶圓層級製程封裝一積體電路以增加該電路的覆蓋區。因此,該最終的封裝裝置可以有較多的電性介面(例如,一球柵陣列的許多球)用以連接外部裝置。事實上,該些介面可以有較大以及/或一較寬的間距(pitch)。此外,說明的實施例也促進電性介面的標準化。為達該些目的,這些過程將一積體電路裝載至一載體上,鈍化該積體電路和載體,以及接著施加電性介面至該被鈍化的區域。詳細的說明實施例,描述如下。
第1圖示意地顯示依據本發明的說明實施例所產生的一封裝的積體電路10的透視、上視圖。特別地,在第1圖
所顯示的該被封裝積體電路10具有一本體,其封裝一內部的積體電路12。該積體電路12,在第1圖中以虛線表示,具有電性介面(例如,銲墊(bond pads)14)以連接在一外部封裝表面的外露的介面(例如,一球柵陣列17的錫球16)。在該封裝的內部傳導路徑,例如金屬軌跡18,可以提供該電性連接。
在該封裝表面上的該外露介面可以是任何習知的介面,例如前面所提到的球柵陣列17。該球柵陣列17可由任何已知應用上的尺寸而標準化。例如,該球柵陣列17可由一4 x 4陣列,一5 x 4陣列,一5 x 5陣列,一10 x 10陣列等。然而特別要提出說明的是這裡所討論的球柵陣列17,或其他的介面都僅只是用來說明而已,並不是用來限制本發明的不同的態樣。
參照第2圖隨後將會有更詳細的討論,該封裝的本體本質上由鈍化材料20所形成,例如一或多種的氮化矽(silicon nitride)、聚醯氨(polyamide)、或苯并環丁烯(benzocyclotine butane,及本技術中之BCB),以及一載體26(第1圖中未示出)。此外,該積體電路12可以是熟悉此項技術之人認為適合用在該製程的任何類型的積體電路。例如,該積體電路12本質上可以是由形成一類比數位轉換器的電路元件所組成。另一個例子是,該積體電路12可以是具有微結構以形成一微機電裝置(例如,一微機電加速度計,或是一微機電麥克風)。在該例子中,該微機電裝置需要對該停駐的微結構有某種程度的保護。因此,假如該積
體電路12是一微機電裝置,可以預期的是該微結構可能被覆蓋或是有類似的保護裝置。
第2圖描述第1圖中形成該封裝積體電路10的製程。熟悉此項技術之人會認為這個製程是一晶圓層級的製程,該製程開始於步驟200,以習知的方法在一晶圓22上形成複數個積體電路/微晶片12。為達該目的,說明的實施例利用習知的批次製程在一單一晶圓22上形成積體電路12的一二維陣列。例如,第3圖示意地顯示具有積體電路12的2x2陣列之晶圓22的一上視圖。為了協助後續的切割步驟,該晶圓22有複數個切割道(scribe streets)24A介於該積體電路12之間。
要指明的是,一些實施例會有較多或較少的積體電路12,或不對稱的積體電路12陣列在一單一晶圓22上。事實上,一些實施例可以在晶圓22上形成一單一積體電路12。因此,第3圖2x2陣列的討論僅是用來作為說明的目的而已。
在該晶圓22上形成該積體電路12的陣列之後,該製程進行至步驟202以習知的方法測試每一個積體電路12。例如,習知的探測程序可以確認每一積體電路12許多內部元件的操作和功能是否有效。要指明的是,這個測試步驟和其他的步驟一樣,這個測試步驟是可以省略的。一些實施例可能根本不會進行測試或是在其他的時間點測試。
該製程可能會以習知的方法(步驟204),減少該晶圓22的厚度。例如,該製程可以施加習知的背部研磨技術至該
晶圓22的背面。另一個例子是,該製程可以藉由化學的程序以減少該晶圓22的厚度,例如蝕刻酸。一些實施例可以藉由美國專利公開號2006-0027522所教導的技術,以減少該晶圓22的厚度,其中所揭露之內容被倂入以作為參考。當然,在一些情況,因為對於所預期的應用該晶圓22有一足夠的厚度,該步驟可以被省略。
為了將該積體電路12與一或多個載體26相連接,該製程可以將該晶圓22的背面藉由一黏著劑進行層壓(步驟206)。例如,該製程可以將習知的晶粒其黏著薄片28,施加在該晶圓22的背面。在該製程此點上,該晶圓22已經準備好可以被切割/分割(cut/diced)成個別的積體電路12。這個製程通常被稱為“分離成型(singulation)”。
因此,該製程持續進行至步驟208其沿著如第3圖所示的切割道24A以切割該晶圓22。類似其他的步驟,可以使用習知的技術,例如使用鋸齒刀片或雷射(未顯示於此)。
該製程選擇性地附著一組該積體電路12至一單一載體26(步驟210,通常被稱為“晶粒接合(die attach)”步驟)。例如,第4圖示意地顯示一單一載體26其具有6個積體電路12的一3x2陣列,以及切割道24B以協助後續的分割步驟。要指明的是,以相似於上述第3圖的討論之方式,在此討論的3x2陣列只是用來說明,並不是用來限制本發明許多不同的態樣。更多或更少的積體電路12,或積體電路12的不對稱陣列,可以被附著在一單一載體26上。事實上,一些實施例可以附著一單一積體電路12至一載體26
上。因此,第4圖討論的3x2陣列僅是用來作為說明的目的。
為達該目的,該製程起初描述無法符合步驟202性能規格測試要求,而能有效地丟棄不符規格的積體電路12。因此,一單一載體26可以僅來自一單一晶圓22,或來自其他多數的不同的晶圓22的積體電路12。該製程因此將一或多個剩餘的積體電路12附著至該載體26。例如,一機械手臂可以將該積體電路12放置在該單一載體26的一陣列中。接著,該製程可以將該晶粒接合薄膜28固化在每一積體電路12的背面(例如,使用一紫外光固化(UV cure)),因此可以機械地將積體電路12連接至該載體26上。當然,一些實施例也可以用其他的技術將該積體電路12附著至該載體26上。在此討論的晶粒接合薄膜28只是用來說明,並不是用來限制多數的實施例。
該載體26可以是複數個不同裝置中的一種,只要對於預期的應用具有一足夠的剛性。例如,該載體26可以是一晶圓,一金屬盤,或是一基底(也就是,印刷電路板材料,例如是BT resin FR-4)其具有0.3至0.4毫米的厚度(在一些情形甚至更薄)。該厚度也有可能會厚一點。因此,特定厚度的討論也僅只是用於說明,並不是想要限制實施例的不同特徵。在一較佳實施例中,為了確保適當的剛性,該載體26並不是一射出成形(injection molded)的材料,例如塑膠。換言之,較佳實施例採用非塑形材料來做為一載體26。
該製程持續進行至步驟212,其鈍化該積體電路12以
及該載體26,以及形成如第1圖所示的該球柵陣列17。這樣一種步驟可以伴隨習知的“凸塊製程(bump processes)”的許多步驟。為達該目的,第5圖示意地顯示藉由第2圖所描述的該製程所封裝的一積體電路12的推廣的剖面圖。特別地,第5圖描述該晶粒藉由以上所描述的該晶粒接合薄膜28連接至該載體26。此外,第5圖也顯示藉由凸塊製程所形成的鈍化層20和金屬化層18。
第6圖,結合第5圖,顯示步驟212的該凸塊製程的額外細節。此外,第6圖所顯示的該凸塊製程產生3個鈍化層20A,20B,以及20C。該第1鈍化層20A實質地平坦化該載體26以及該積體電路12,然而允許該積體電路之銲墊14維持外露。例如,該第1鈍化層20A可以是一矽聚醯氨或苯并環丁烯。在一些實施例中,該第1鈍化層20A只有在該積體電路12這一側。在其他的實施例中,該第1鈍化層20A亦在該積體電路12的上表面。
該製程可以加入一第二鈍化層20B同時覆蓋該第一鈍化層20A以及該銲墊14。該製程可以遮罩全部,除了該第二鈍化層20B的該銲墊區域之外,以移除在該銲墊14區域的該第二鈍化層20B。
在露出該銲墊14之後,該製程可以形成以及圖案化金屬化層18,延伸自該銲墊14至該第二鈍化層20B的上表面。例如,該金屬化層18可以自該銲墊14形成金屬導線。該第三鈍化層20C可以被加入以用來覆蓋該金屬化層18以及該第二鈍化層20B。此外,該製程可以遮罩該第三鈍
化層20C的特定部位以露出一金屬導線/金屬化層18。在此,藉由一些中間導體,錫球16可以被連接至該鈍化層20A,20B,以及20C。換言之,藉由該金屬化層18該錫球16可以電性連接至該積體電路12上的一或多個銲墊14。
然而,要指明的是,所討論的3個鈍化層20A,20B,以及20C只是實行說明的實施例的許多方法之一。例如,一些實施例可以省略該第一鈍化層而只是簡單的使用該第二和第三鈍化層20B和20C。事實上,一些實施例可以使用相同或不同的材料來當作鈍化層(例如,一或多個氮化矽,聚醯氨,或苯并環丁烯)。事實上,兩個相同材料的兩相鄰鈍化層可以有效地整合成一單一鈍化層。因此,不同的實施例可以使用其他的鈍化技術。
該製程完成在步驟214,其分離成型該載體26,鈍化層20等等(沿著該切割道24B)成為許多個別的封裝的積體電路10,如第1圖所顯示的。因此,類似於步驟208,習知製程可以使用鋸齒刀片或其他裝置以形成個別的封裝積體電路10,例如第1圖所顯示的。
第1和第5圖(以及在某種程度上第6圖)示意地顯示各種不同實施例的一優點。也就是說,允許更多的錫球16可以被連接到一晶圓層級封裝的底部側。特別地,如第1圖所描述的,該積體電路晶片/晶粒12具有一長度尺寸以及一寬度尺寸。因此,如第1和第5圖所描述的,該說明實施例使得該錫球16可以在該積體電路12的長寬範圍外被連接。此外,除了使更多的錫球16可以形成該球柵陣列
17,該說明實施例使得該錫球16可以有較寬的間距。先前技術晶圓層級封裝技術並沒有這些優點,因為他們限制了該積體電路12的有效覆蓋區。此外,說明的實施例在該製程的早期(例如,在凸塊製程之前)停止處理有瑕疵的積體電路12,因此減少了一些不需要的製程步驟。
雖然以上的討論揭露本發明各種範例實施例,明顯的對熟悉此項技術之人士在不偏離本發明之真正範疇下,可以做出不同的修改而達成本發明的一些優點。
10‧‧‧封裝的積體電路
12‧‧‧積體電路
14‧‧‧銲墊
16‧‧‧錫球
17‧‧‧球柵陣列
18‧‧‧金屬軌跡
20A、20B、20C‧‧‧鈍化層
22‧‧‧晶圓
24A、24B‧‧‧切割道
26‧‧‧載體
28‧‧‧晶粒接合薄膜
200‧‧‧步驟
202‧‧‧步驟
204‧‧‧步驟
206‧‧‧步驟
208‧‧‧步驟
210‧‧‧步驟
212‧‧‧步驟
214‧‧‧步驟
參照以下的圖式簡單說明,熟悉此項技術之人士可以藉由底下說明的實施例的敘述,完整地了解到本發明不同實施例的優點。
第1圖示意地顯示依據本發明的說明實施例所產生的一被封裝的微晶片(例如,一扇出(fanout)晶圓層級晶片尺度封裝)的透視、上視圖。
第2圖顯示依據本發明的說明實施例以一晶圓層級製程封裝一積體電路。
第3圖示意地顯示依據第2圖所描述的該製程以封裝具有四個裝置的一晶圓。第3圖也描述第2圖所顯示的該製程的步驟200。
第4圖示意地顯示一載體其具有6個裝置固定在上面。第4圖也描述第2圖所顯示的該製程的步驟210。
第5圖示意地顯示依據本發明的說明實施例所產生的
一封裝微晶片推廣的剖面圖。
第6圖示意地顯示依據本發明的說明實施例所產生的一封裝微晶片的更詳細的剖面圖。
10‧‧‧封裝的積體電路
12‧‧‧積體電路
14‧‧‧銲墊
16‧‧‧錫球
17‧‧‧球柵陣列
18‧‧‧金屬軌跡
Claims (14)
- 一種積體電路封裝方法,其包含:將一晶圓之背側與一晶粒接合薄膜進行層壓;分離成型一晶圓以形成一積體電路,使該積體電路具有一長度和一寬度;利用該晶粒接合薄膜連接該積體電路至一載體;使用一鈍化材料鈍化該載體上的該積體電路,該鈍化材料也是在該載體上;以及電性連接該積體電路至複數個外露導體,該外露導體至少部分被固定至該鈍化材料,至少一外露的導體位於超越該積體電路的至少該長度和該寬度兩者其中之一;該方法進一步包含分割該載體以形成一封裝積體電路。
- 一種晶圓層級封裝一積體電路的方法,該方法包含:將一晶圓之背側與一晶粒接合薄膜進行層壓;分離成型該晶圓以形成一積體電路;置放該積體電路至一載體上;在置放該積體電路在該載體上之後鈍化該積體電路,且該積體電路被固定在該載體上;以及電性連接該積體電路至複數個外露導體;其中鈍化包含:在該積體電路上形成一第一鈍化層; 至少在第一鈍化層的一部份形成一導電路徑,該導電路徑與該積體電路電性連接;以及至少在該導電路徑上的一部份形成一第二鈍化層;該方法進一步包含分割該載體。
- 如申請專利範圍第2項所述之方法,其中該晶圓具有複數個積體電路,分離成型的步驟包含分割該晶圓以形成複數個積體電路,以及置放該複數個積體電路在該載體上。
- 如申請專利範圍第2項所述之方法,其中該複數個外露的導體形成一球柵陣列。
- 如申請專利範圍第2項所述之方法,其中該載體包含至少一金屬材料,一印刷電路板,或晶圓其中之一。
- 如申請專利範圍第2項所述之方法,其中該載體在厚度大約至少為0.4毫米時是相對地堅硬。
- 一種電子封裝裝置其由申請專利範圍第2項所述之製程來形成。
- 一種積體電路封裝方法,其包含: 提供形成在一晶圓上之一積體電路陣列;將該晶圓之背側與一晶粒接合薄膜進行層壓;分割該晶圓以形成複數的積體電路;置放一組複數個積體電路在一堅固的載體上;使用一鈍化材料鈍化在該載體上的該組積體電路;以及電性連接該組積體電路至複數個外露導體,該些外露導體至少部分被固定在該鈍化材料上;其中鈍化包含:在該堅固載體上的該組複數個積體電路上形成一第一鈍化層;在該第一鈍化層上形成複數個導電路徑至該等外露導體,每一導電路徑只與該組積體電路之一以電性連接;以及在每一導電路徑上的一部份形成一第二鈍化層;該方法進一步包含分割該載體以形成複數個封裝積體電路;該方法進一步包含在置放前測試該組積體電路,置放在該堅固載體的該組積體電路的步驟包含積體電路其符合測試要求。
- 如申請專利範圍第8項所述之方法,進一步包含在置放前測試該組積體電路,置放在該堅固載體的該組積體電路的步驟包含積體電路其符合測試要求。
- 如申請專利範圍第8項所述之方法,其中至少一積體電路具有一長度和一寬度,至少一外露的導體位於超越該積體電路的至少該長度和該寬度兩者其中之一。
- 一種電子封裝裝置其以申請專利範圍第10項所述之方法來形成。
- 如申請專利範圍第10項所述之方法,其中該複數個外露的導體形成一球柵陣列。
- 如申請專利範圍第8項所述之方法,進一步包含背部研磨該晶圓。
- 如申請專利範圍第8項所述之方法,其中該載體是一非塑形的元件。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/760,429 US7749810B2 (en) | 2007-06-08 | 2007-06-08 | Method of packaging a microchip having a footprint that is larger than that of the integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200915526A TW200915526A (en) | 2009-04-01 |
TWI411085B true TWI411085B (zh) | 2013-10-01 |
Family
ID=39522264
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW097121024A TWI411085B (zh) | 2007-06-08 | 2008-06-06 | 封裝微晶片的方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7749810B2 (zh) |
TW (1) | TWI411085B (zh) |
WO (1) | WO2008150564A1 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090230554A1 (en) * | 2008-03-13 | 2009-09-17 | Broadcom Corporation | Wafer-level redistribution packaging with die-containing openings |
US9385075B2 (en) | 2012-10-26 | 2016-07-05 | Infineon Technologies Ag | Glass carrier with embedded semiconductor device and metal layers on the top surface |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200414459A (en) * | 2003-01-22 | 2004-08-01 | Siliconware Precision Industries Co Ltd | Method of fabricating integrated circuits packaging structure |
US20060252233A1 (en) * | 2002-03-11 | 2006-11-09 | Hiroshi Honma | Semiconductor device and its manufacturing method |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3809050A (en) * | 1971-01-13 | 1974-05-07 | Cogar Corp | Mounting block for semiconductor wafers |
JP2970963B2 (ja) * | 1991-08-14 | 1999-11-02 | 日東電工株式会社 | 剥離性感圧接着剤及びその粘着部材 |
DE19954888C2 (de) | 1999-11-15 | 2002-01-10 | Infineon Technologies Ag | Verpackung für einen Halbleiterchip |
US6720212B2 (en) | 2002-03-14 | 2004-04-13 | Infineon Technologies Ag | Method of eliminating back-end rerouting in ball grid array packaging |
JP3739375B2 (ja) | 2003-11-28 | 2006-01-25 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
US7459781B2 (en) | 2003-12-03 | 2008-12-02 | Wen-Kun Yang | Fan out type wafer level package structure and method of the same |
JP2006203079A (ja) | 2005-01-21 | 2006-08-03 | Sharp Corp | 半導体装置および半導体装置の製造方法 |
-
2007
- 2007-06-08 US US11/760,429 patent/US7749810B2/en active Active
-
2008
- 2008-03-24 WO PCT/US2008/057994 patent/WO2008150564A1/en active Application Filing
- 2008-06-06 TW TW097121024A patent/TWI411085B/zh active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060252233A1 (en) * | 2002-03-11 | 2006-11-09 | Hiroshi Honma | Semiconductor device and its manufacturing method |
TW200414459A (en) * | 2003-01-22 | 2004-08-01 | Siliconware Precision Industries Co Ltd | Method of fabricating integrated circuits packaging structure |
Also Published As
Publication number | Publication date |
---|---|
US7749810B2 (en) | 2010-07-06 |
WO2008150564A1 (en) | 2008-12-11 |
US20080303151A1 (en) | 2008-12-11 |
TW200915526A (en) | 2009-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7326592B2 (en) | Stacked die package | |
US9177905B2 (en) | Chip package having sensing element and method for forming the same | |
US8018065B2 (en) | Wafer-level integrated circuit package with top and bottom side electrical connections | |
US7888172B2 (en) | Chip stacked structure and the forming method | |
JP5468242B2 (ja) | Memsパッケージおよびmemsパッケージの製造方法 | |
US9761510B2 (en) | Chip package and method for forming the same | |
TWI529887B (zh) | 晶片封裝體及其形成方法 | |
TWI529905B (zh) | 晶片封裝體及其形成方法 | |
TWI387014B (zh) | 具有犧牲基板之晶粒重新配置結構及其封裝方法 | |
US20130119538A1 (en) | Wafer level chip size package | |
US8810012B2 (en) | Chip package, method for forming the same, and package wafer | |
US20110183467A1 (en) | Packaging method involving rearrangement of dice | |
KR20190099731A (ko) | 보강용 탑 다이를 포함하는 반도체 패키지 제조 방법 | |
US20230207472A1 (en) | Semiconductor package and manufacturing method of semiconductor package | |
US20090001600A1 (en) | Electronic device including a plurality of singulated die and methods of forming the same | |
US9024437B2 (en) | Chip package and method for forming the same | |
TW201911477A (zh) | 半導體製程及半導體結構 | |
TWI503937B (zh) | 晶片封裝體及其形成方法 | |
US8460972B2 (en) | Method of forming semiconductor package | |
KR101649404B1 (ko) | 반도체 디바이스 및 그 제조 방법 | |
TWI411085B (zh) | 封裝微晶片的方法 | |
US8288207B2 (en) | Method of manufacturing semiconductor devices | |
US20160141217A1 (en) | Electronic package and fabrication method thereof | |
KR101059625B1 (ko) | 웨이퍼 레벨 칩 스케일 패키지 및 그 제조방법 | |
US9035456B2 (en) | Chip package and method for forming the same |