TWI317162B - - Google Patents

Download PDF

Info

Publication number
TWI317162B
TWI317162B TW095102097A TW95102097A TWI317162B TW I317162 B TWI317162 B TW I317162B TW 095102097 A TW095102097 A TW 095102097A TW 95102097 A TW95102097 A TW 95102097A TW I317162 B TWI317162 B TW I317162B
Authority
TW
Taiwan
Prior art keywords
electrode
led
layer
eutectic
flip
Prior art date
Application number
TW095102097A
Other languages
English (en)
Chinese (zh)
Other versions
TW200729438A (en
Original Assignee
Huga Optotech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huga Optotech Inc filed Critical Huga Optotech Inc
Priority to TW095102097A priority Critical patent/TW200729438A/zh
Publication of TW200729438A publication Critical patent/TW200729438A/zh
Application granted granted Critical
Publication of TWI317162B publication Critical patent/TWI317162B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49107Connecting at different heights on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)
TW095102097A 2006-01-19 2006-01-19 Package structure of flip chip light emitting diode and the package method thereof TW200729438A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW095102097A TW200729438A (en) 2006-01-19 2006-01-19 Package structure of flip chip light emitting diode and the package method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095102097A TW200729438A (en) 2006-01-19 2006-01-19 Package structure of flip chip light emitting diode and the package method thereof

Publications (2)

Publication Number Publication Date
TW200729438A TW200729438A (en) 2007-08-01
TWI317162B true TWI317162B (enExample) 2009-11-11

Family

ID=45073327

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095102097A TW200729438A (en) 2006-01-19 2006-01-19 Package structure of flip chip light emitting diode and the package method thereof

Country Status (1)

Country Link
TW (1) TW200729438A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI478319B (zh) * 2010-07-20 2015-03-21 晶元光電股份有限公司 整合式發光裝置及其製造方法
TWI495160B (zh) * 2011-12-15 2015-08-01 Ritedia Corp 覆晶式發光二極體及其製法與應用

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI473299B (zh) * 2011-12-15 2015-02-11 Ritedia Corp 覆晶式發光二極體及其製法與應用

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI478319B (zh) * 2010-07-20 2015-03-21 晶元光電股份有限公司 整合式發光裝置及其製造方法
TWI495160B (zh) * 2011-12-15 2015-08-01 Ritedia Corp 覆晶式發光二極體及其製法與應用

Also Published As

Publication number Publication date
TW200729438A (en) 2007-08-01

Similar Documents

Publication Publication Date Title
US7569420B2 (en) Flip-chip packaging method for light emitting diode with eutectic layer not overlapping insulating layer
TWI257714B (en) Light-emitting device using multilayer composite metal plated layer as flip-chip electrode
CN102403309B (zh) 发光器件
CN103066195A (zh) 应用石墨烯作为导热层的倒装结构发光二极管
CN107431109B (zh) 发光设备冷却
TW201106509A (en) Light emitting diode
CN203119000U (zh) 照明装置
TW201131829A (en) Thermally-enhanced hybrid LED package components
TW201017922A (en) Light emitting diode package
CN101404266B (zh) 热电分离的发光二极管座体结构及其散热单元
TWI317162B (enExample)
CN100461474C (zh) 倒装芯片式发光二极管封装结构及其封装方法
TW201205882A (en) Manufacturing method for LED light emitting device
CN103247742B (zh) 一种led散热基板及其制造方法
CN206864498U (zh) 一种倒装led芯片阵列结构
CN103972359A (zh) 发光二极管及其芯片板上封装结构
TW200945619A (en) Light source device
CN104501013A (zh) Led灯具
TWI296036B (en) Light emitting apparatus
CN2927324Y (zh) 发光二极管封装结构
TW201429009A (zh) 發光二極體裝置及散熱基板的製造方法
TW201006000A (en) Light emitting diode and method of making the same
CN104409601A (zh) 具有双反射层的倒装发光二极管芯片
TWI356512B (en) Light emitting diode and method for manufacturing
CN114005926B (zh) 导热层、发光二极管、半导体器件及其制备方法