TWI309448B - - Google Patents

Download PDF

Info

Publication number
TWI309448B
TWI309448B TW91122507A TW91122507A TWI309448B TW I309448 B TWI309448 B TW I309448B TW 91122507 A TW91122507 A TW 91122507A TW 91122507 A TW91122507 A TW 91122507A TW I309448 B TWI309448 B TW I309448B
Authority
TW
Taiwan
Prior art keywords
layer
forming
photoresist
trench
dielectric layer
Prior art date
Application number
TW91122507A
Other languages
English (en)
Chinese (zh)
Inventor
Chih Fu Chang
Yu-Jiun Huang
Original Assignee
Taiwan Semiconductor Mfg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg filed Critical Taiwan Semiconductor Mfg
Priority to TW91122507A priority Critical patent/TWI309448B/zh
Application granted granted Critical
Publication of TWI309448B publication Critical patent/TWI309448B/zh

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
TW91122507A 2002-09-30 2002-09-30 TWI309448B (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW91122507A TWI309448B (enExample) 2002-09-30 2002-09-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW91122507A TWI309448B (enExample) 2002-09-30 2002-09-30

Publications (1)

Publication Number Publication Date
TWI309448B true TWI309448B (enExample) 2009-05-01

Family

ID=45072042

Family Applications (1)

Application Number Title Priority Date Filing Date
TW91122507A TWI309448B (enExample) 2002-09-30 2002-09-30

Country Status (1)

Country Link
TW (1) TWI309448B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9406589B2 (en) 2014-03-14 2016-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Via corner engineering in trench-first dual damascene process

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9406589B2 (en) 2014-03-14 2016-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Via corner engineering in trench-first dual damascene process
US9583384B2 (en) 2014-03-14 2017-02-28 Taiwan Semiconductor Manufacturing Company, Ltd. Via corner engineering in trench-first dual damascene process
US10002784B2 (en) 2014-03-14 2018-06-19 Taiwan Semiconductor Manufacturing Company, Ltd. Via corner engineering in trench-first dual damascene process

Similar Documents

Publication Publication Date Title
TWI322458B (en) Semiconductor device and method of manufacturing the same
TWI280987B (en) Structure comprising amorphous carbon film and method of forming thereof
TW461036B (en) Method for forming a semiconductor device
TWI231971B (en) Pre-etching plasma treatment to form dual damascene with improved profile
TW200428581A (en) Method for forming metal interconnect structures
KR20000077104A (ko) 산화물 충전을 통한 이중 다마신 공정의 수율 향상
TWI360181B (en) Semiconductor device and fabrication method thereo
TW200421498A (en) Method for forming thick copper self-aligned dual damascene
JP2008034842A (ja) 半導体メモリ素子の金属配線形成方法
TWI242247B (en) Method for manufacturing a semiconductor device
US6399483B1 (en) Method for improving faceting effect in dual damascene process
US7179734B2 (en) Method for forming dual damascene pattern
TW200307589A (en) Semiconductor device manufacture method preventing dishing and erosion during chemical mechanical polishing
US6245657B1 (en) Self-aligned, low contact resistance, via fabrication process
TWI251297B (en) Method for forming metal line in semiconductor device
TWI578440B (zh) 導體插塞及其製造方法
TW447021B (en) Method for preventing photoresist residue in a dual damascene process
TW200532801A (en) A two step trench definition procedure for forming of a dual damascene opening in a stack of insulator layers
TW506105B (en) Method for forming interconnect
CN102034733A (zh) 互连结构及其形成方法
US6815337B1 (en) Method to improve borderless metal line process window for sub-micron designs
TW200421462A (en) Semiconductor structure with locally-etched gate and method of manufacturing same
TW569386B (en) Method for forming dual damascene
TW557541B (en) Method for forming contact
KR100972554B1 (ko) 반도체 소자의 제조방법

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent