TWI302239B - - Google Patents

Download PDF

Info

Publication number
TWI302239B
TWI302239B TW094147724A TW94147724A TWI302239B TW I302239 B TWI302239 B TW I302239B TW 094147724 A TW094147724 A TW 094147724A TW 94147724 A TW94147724 A TW 94147724A TW I302239 B TWI302239 B TW I302239B
Authority
TW
Taiwan
Prior art keywords
clock
clock signal
signal
generator
output
Prior art date
Application number
TW094147724A
Other languages
English (en)
Chinese (zh)
Other versions
TW200725213A (en
Inventor
Jian-Hao Wu
Wei Hwang
Original Assignee
Univ Nat Chiao Tung
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Nat Chiao Tung filed Critical Univ Nat Chiao Tung
Priority to TW094147724A priority Critical patent/TW200725213A/zh
Priority to US11/406,312 priority patent/US7259598B2/en
Publication of TW200725213A publication Critical patent/TW200725213A/zh
Application granted granted Critical
Publication of TWI302239B publication Critical patent/TWI302239B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Manipulation Of Pulses (AREA)
TW094147724A 2005-12-30 2005-12-30 Clock switching circuit TW200725213A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW094147724A TW200725213A (en) 2005-12-30 2005-12-30 Clock switching circuit
US11/406,312 US7259598B2 (en) 2005-12-30 2006-04-19 Clock switching circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW094147724A TW200725213A (en) 2005-12-30 2005-12-30 Clock switching circuit

Publications (2)

Publication Number Publication Date
TW200725213A TW200725213A (en) 2007-07-01
TWI302239B true TWI302239B (https=) 2008-10-21

Family

ID=38223708

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094147724A TW200725213A (en) 2005-12-30 2005-12-30 Clock switching circuit

Country Status (2)

Country Link
US (1) US7259598B2 (https=)
TW (1) TW200725213A (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7652516B2 (en) * 2006-10-20 2010-01-26 Marvell Israel (M.I.S.L.) Ltd. Apparatus and method for generating a clock signal
US7629828B1 (en) * 2007-04-27 2009-12-08 Zilog, Inc. Glitch-free clock multiplexer that provides an output clock signal based on edge detection
US8058900B1 (en) 2008-04-14 2011-11-15 Marvell Israel (M.I.S.L) Ltd. Method and apparatus for clocking
EP2139113A1 (en) 2008-06-23 2009-12-30 Dialog Semiconductor GmbH Glitch-free clock suspend and resume circuit
WO2010011208A1 (en) * 2008-07-25 2010-01-28 Thomson Licensing Method and apparatus for a reconfigurable at-speed test clock generator
US8384435B2 (en) * 2011-01-05 2013-02-26 Texas Instruments Incorporated Clock switching circuit with priority multiplexer
JP5880603B2 (ja) * 2014-03-19 2016-03-09 日本電気株式会社 クロック発生装置、サーバシステムおよびクロック制御方法
US9317639B1 (en) * 2014-10-27 2016-04-19 Freescale Semiconductor, Inc. System for reducing power consumption of integrated circuit
US10484027B2 (en) * 2016-11-14 2019-11-19 Qualcomm Incorporated Glitch free phase selection multiplexer enabling fractional feedback ratios in phase locked loops
US10705558B2 (en) 2018-04-30 2020-07-07 Qualcomm Incorporated Apparatuses and methods for avoiding glitches when switching clock sources

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5726593A (en) * 1992-10-27 1998-03-10 Nokia Telecommunications Oy Method and circuit for switching between a pair of asynchronous clock signals
US5623223A (en) * 1994-10-12 1997-04-22 National Semiconductor Corporation Glitchless clock switching circuit
JPH10154021A (ja) * 1996-09-30 1998-06-09 Toshiba Corp クロック切換装置およびクロック切換方法
US6107841A (en) * 1998-09-08 2000-08-22 International Business Machines Corporation Synchronous clock switching circuit for multiple asynchronous clock source
US6806755B1 (en) * 2001-04-23 2004-10-19 Quantum 3D Technique for glitchless switching of asynchronous clocks
US6982573B2 (en) 2001-05-30 2006-01-03 Stmicroelectronics Limited Switchable clock source
US6501304B1 (en) * 2001-10-11 2002-12-31 International Business Machines Corporation Glitch-less clock selector
US6600345B1 (en) * 2001-11-15 2003-07-29 Analog Devices, Inc. Glitch free clock select switch
US6784699B2 (en) * 2002-03-28 2004-08-31 Texas Instruments Incorporated Glitch free clock multiplexing circuit with asynchronous switch control and minimum switch over time
JP3542351B2 (ja) 2002-11-18 2004-07-14 沖電気工業株式会社 クロック切り替え回路

Also Published As

Publication number Publication date
TW200725213A (en) 2007-07-01
US20070152719A1 (en) 2007-07-05
US7259598B2 (en) 2007-08-21

Similar Documents

Publication Publication Date Title
TWI302239B (https=)
US20130013950A1 (en) Clock domain crossing interface
JP7297784B2 (ja) プログラマブル制御回路を用いた選択的なクロック信号の提供
Singh et al. MOUSETRAP: High-speed transition-signaling asynchronous pipelines
US8686773B1 (en) In-system margin measurement circuit
US7583106B2 (en) Clock circuitry
US20130113519A1 (en) Asynchronous digital circuits including arbitration and routing primatives for asynchronous and mixed-timing networks
CN101135921B (zh) 多时钟切换装置及其切换方法
US7944241B1 (en) Circuit for glitchless switching between asynchronous clocks
JPH10117185A (ja) データを転送するためのシンクロナイザ、方法及びシステム
JP2011176816A5 (ja) オンダイ終端回路、及び終端インピーダンスを提供する方法
TWI502894B (zh) 低功率可變延遲電路
CN101592975B (zh) 一种时钟切换电路
Thonnart et al. Design and implementation of a GALS adapter for ANoC based architectures
US20080192871A1 (en) Method and system of cycle slip framing in a deserializer
CN102844742B (zh) 带有mux-d扫描功能的脉冲动态逻辑门
US9543956B2 (en) Systems and methods for configuring an SOPC without a need to use an external memory
JP2011250009A5 (https=)
US7382824B1 (en) Method and apparatus for accurate modeling of multi-domain clock interfaces
TWI287187B (en) Opposite-phase scheme for peak current reduction
WO2011143913A1 (zh) 四倍数据速率的控制器及其实现方法
TW200846960A (en) Logic circuit designing device, logic circuit designing method and logic circuit designing program for asynchronous logic circuit
TWI355574B (en) Clock switching circuit
TW494633B (en) A frequency-divided circuit free from generating glitch while switching the divisors
CN105743464B (zh) 时钟转换方法、装置、电路及集成电路

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees