TWI267896B - Process for producing a layer arrangement and layer arrangement - Google Patents

Process for producing a layer arrangement and layer arrangement Download PDF

Info

Publication number
TWI267896B
TWI267896B TW94122616A TW94122616A TWI267896B TW I267896 B TWI267896 B TW I267896B TW 94122616 A TW94122616 A TW 94122616A TW 94122616 A TW94122616 A TW 94122616A TW I267896 B TWI267896 B TW I267896B
Authority
TW
Taiwan
Prior art keywords
layer
semiconductor
electrically conductive
patterned
gate
Prior art date
Application number
TW94122616A
Other languages
English (en)
Chinese (zh)
Inventor
Guerkan Ilicali
R Johannes Luyken
Wolfgang Roesner
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Application granted granted Critical
Publication of TWI267896B publication Critical patent/TWI267896B/zh

Links

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
TW94122616A 2004-07-08 2005-07-04 Process for producing a layer arrangement and layer arrangement TWI267896B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE10403314 2004-07-08

Publications (1)

Publication Number Publication Date
TWI267896B true TWI267896B (en) 2006-12-01

Family

ID=38220482

Family Applications (2)

Application Number Title Priority Date Filing Date
TW94122616A TWI267896B (en) 2004-07-08 2005-07-04 Process for producing a layer arrangement and layer arrangement
TW94122767A TWI289325B (en) 2004-07-08 2005-07-05 Planar double-gate transistor and method for fabricating a planar double-gate transistor

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW94122767A TWI289325B (en) 2004-07-08 2005-07-05 Planar double-gate transistor and method for fabricating a planar double-gate transistor

Country Status (1)

Country Link
TW (2) TWI267896B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI595650B (zh) * 2015-05-21 2017-08-11 蘇烱光 適應性雙閘極金氧半場效電晶體

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI595650B (zh) * 2015-05-21 2017-08-11 蘇烱光 適應性雙閘極金氧半場效電晶體

Also Published As

Publication number Publication date
TW200605186A (enExample) 2006-02-01
TWI289325B (en) 2007-11-01

Similar Documents

Publication Publication Date Title
TWI285956B (en) A method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
TWI302362B (en) A novel structure for a multiple-gate fet device and a method for its fabrication
TWI270985B (en) Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
TWI302029B (en) Self-aligned conductive spacer process for sidewall control gate of high-speed random access memory
US7588977B2 (en) Method of fabricating a MOS field effect transistor having plurality of channels
TW564468B (en) Dual gate logic device
TWI338328B (en) Dual silicon layer for chemical mechanical polishing planarization
US7265005B2 (en) Structure and method for dual-gate FET with SOI substrate
TW200931666A (en) High performance MOSFET
TWI263258B (en) Method of fabricating a transistor having a triple channel in a memory device
TW200818495A (en) Silicon-on-insulator (SOI) junction field effect transistor and method of manufacture
TW201013838A (en) Method of forming finned semiconductor devices with trench isolation
TW200522181A (en) A method of varying etch selectivities of a film
TW201145487A (en) Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures
TW200527673A (en) Field effect transistor and method for manufacturing the same
TWI251342B (en) Vertical double-channel silicon-on-insulator transistor and method of manufacturing the same
JP2005354024A (ja) 半導体基板の製造方法および半導体装置の製造方法
JP4467628B2 (ja) 半導体装置の製造方法
TW200418105A (en) SOI structure with recess resistant buried insulator and manufacture method thereof
TW200901390A (en) Method of manufacturing magnetic memory device and magnetic memory device
TW200849405A (en) Semiconductor structure and method for forming a semiconductor device
US7312126B2 (en) Process for producing a layer arrangement, and layer arrangement for use as a dual gate field-effect transistor
TW200921800A (en) Methods of fabricating dual fin structures and semiconductor device structures with dual fin structures
TW200540950A (en) Method for forming self-aligned contact of semiconductor device
TWI527124B (zh) 用於場效電晶體裝置之自動對準接點

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees