TWI252953B - Micro-display module for decreasing stress - Google Patents

Micro-display module for decreasing stress Download PDF

Info

Publication number
TWI252953B
TWI252953B TW93113239A TW93113239A TWI252953B TW I252953 B TWI252953 B TW I252953B TW 93113239 A TW93113239 A TW 93113239A TW 93113239 A TW93113239 A TW 93113239A TW I252953 B TWI252953 B TW I252953B
Authority
TW
Taiwan
Prior art keywords
module
glass substrate
substrate
stress
sealant
Prior art date
Application number
TW93113239A
Other languages
Chinese (zh)
Other versions
TW200537215A (en
Inventor
Ming-Liang Huang
Neng-Yin Hsu
Original Assignee
Chipmos Technologies Inc
Chipmos Technologies Bermuda
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipmos Technologies Inc, Chipmos Technologies Bermuda filed Critical Chipmos Technologies Inc
Priority to TW93113239A priority Critical patent/TWI252953B/en
Publication of TW200537215A publication Critical patent/TW200537215A/en
Application granted granted Critical
Publication of TWI252953B publication Critical patent/TWI252953B/en

Links

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

A micro-display module for decreasing stress comprises a display panel and a module substrate. The display panel comprises a silicon chip and a glass substrate with a transparent electrode layer. The glass substrate of the display panel has a sidewall next to the silicon chip. The module substrate has a compound area. A sealing compound and a buffer compound is formed on the compound area for covering a plurality of bonding pads, a plurality of connecting pads and a plurality of bonding wires. The buffer compound is formed between the sealing compound and the sidewall of the glass substrate for decreasing the sealing compound causing stress on the display panel. The buffer compound is also fixed easily and doesn't drain away.

Description

1252953 五、發明說明(1) 【發明所屬之技術領域】 本發明係有關於一種微型顯示器模組,特別係有關於 一種減少應力之微型顯示器模組。 【先前技術】 中華民國專利公告編號第50 5965號「LCOS的背板結 構」係揭示有一種習知LCOS胞室(LCOS面板),其係包含有 一石夕晶片,該矽晶片上係配置有一透明的玻璃基板,在該 玻璃基板與該碎晶片之間係形成有^一液晶層,該種習知 LCOS胞室顯然無法直接裝配於投影顯示器,應該先裝配成 一LCOS微型顯示器模組,以確保該[COS胞室的保護性、散 熱性與平整性,而該LCOS微型顯示器模組中該LCOS胞室與 一模組基板常因本身之熱膨脹係數差異,或者用以密封複 數個銲線之一介電熱固膠在固化後,因本身之收縮,皆可 能對該LCOS胞室產生應力,導致該液晶層厚度變化,發生 不當的光線干射’導致牛頓環(Newt〇n ring)缺陷。 此外,中華民國專利公告編號第549571號「減少應力 梯度之LCOS(液晶矽基板)微型顯示器模組」係揭示有一種 減少LCOS面板之應力梯度之黏晶膠體應用,一黏晶膠體係 用以黏接一LCOS胞室與一模組基板,該黏晶膠體係點狀黏 設在該模組基板底面之中央或週邊,且該黏晶膠體的覆蓋 區域要小於該模組基板底面面積的百分之二十五,較佳為 小於底面面積的百分之十以下,以改善該LC〇s胞室與該模 組基板之熱膨脹係數差異,減少該^⑽胞室之應力梯度, 避免牛頓環現象,但其仍無法改善密封複數個銲線所使用1252953 V. INSTRUCTION DESCRIPTION OF THE INVENTION (1) Technical Field of the Invention The present invention relates to a microdisplay module, and more particularly to a micro-display module for reducing stress. [Prior Art] The Republic of China Patent Publication No. 50 5965 "LCOS backplane structure" discloses a conventional LCOS cell (LCOS panel) which comprises a stone wafer having a transparent structure The glass substrate is formed with a liquid crystal layer between the glass substrate and the broken wafer. The conventional LCOS cell obviously cannot be directly mounted on the projection display, and should be assembled into an LCOS micro display module to ensure the [The protection, heat dissipation and flatness of the COS cell, and the LCOS cell and a module substrate in the LCOS microdisplay module often have different thermal expansion coefficients, or are used to seal a dielectric heat of a plurality of bonding wires. After the solid glue is solidified, it may cause stress on the LCOS cell due to its own shrinkage, resulting in a change in the thickness of the liquid crystal layer, and improper light drying may cause a Newt〇n ring defect. In addition, the Republic of China Patent No. 549571 "LCOS (Liquid Crystal Substrate) Microdisplay Module for Reducing Stress Gradient" discloses a use of a colloidal gel for reducing the stress gradient of an LCOS panel. Connected to a LCOS cell and a module substrate, the adhesive glue system is glued to the center or the periphery of the bottom surface of the module substrate, and the coverage area of the adhesive colloid is less than the area of the bottom surface area of the module substrate The twenty-five, preferably less than ten percent of the area of the bottom surface, to improve the difference in thermal expansion coefficient between the LC〇s cell and the module substrate, reduce the stress gradient of the cell (10), and avoid Newton's ring phenomenon. , but it still can't improve the sealing of a plurality of bonding wires

第7頁 1252953Page 7 1252953

不===,其係以一緩衝膠與一密封膠覆蓋在一模組基板 之一主膠區上,利用該密封膠覆蓋於該塗膠區之周邊,以 $成一道圍牆,再填充該緩衝膠於其間,以保護複數個銲 線且使該緩衝膠維持在該塗膠區内而不溢流出該塗膠區。 $本發明之一種減少應力之微型顯示器模組,其係主 ,包含有:顯示面板、一模組基板、一密封膠與一緩衝 膠〃該,、、、員示面板係包含有一石夕晶片與一玻璃基板,該石夕晶 片係具有一不與該玻璃基板重疊之上錯位部,該上錯位部 係形成有複數個銲墊,該玻璃基板係具有一鄰接該上錯位 部之侧面,該模組基板係具有一塗膠區,複數個連接墊係 形成於該塗膠區,以複數個銲線電性連接至該矽晶片之該 些銲塾,該密封膠與該緩衝膠係覆蓋於該塗膠區上,該密 封膠係以覆蓋該些銲墊、該些連接墊與該些銲線,該緩衝 膠係形成於該密封膠與該玻璃基板之該侧面之間,較佳 地’其另包含有一罩體,以結合該模組基板。 【實施方式】 參閱所附圖式,本發明將列舉以下之實施例說明: 依本發明之第一具體實施例,請參閱第1圖所示,一 種減少應力之微型顯示器模組100,其係包含有一顯示面 板110及一模組基板120,該顯示面板110係可為一 LCOS (Liquid Crystal On Silicon)面板,其係包含有一石夕晶 片111、一玻璃基板11 2以及在該矽晶片111與該玻璃基板 112之間的一液晶1 1 3,請參閱第2及3圖,該矽晶片111 係具有一不與該玻璃基板112重疊之上錯位部114,該上錯Not ===, which is covered with a buffer rubber and a sealant on one of the main glue areas of a module substrate, and the sealant is used to cover the periphery of the glue application area, and the wall is filled into a wall. A buffer rubber is interposed therebetween to protect a plurality of bonding wires and to maintain the buffer rubber in the coating region without overflowing the coating region. The utility model relates to a stress-reducing micro-display module, which comprises: a display panel, a module substrate, a sealant and a buffer adhesive, and the display panel comprises a stone wafer And a glass substrate having a dislocation portion not overlapping the glass substrate, wherein the upper dislocation portion is formed with a plurality of pads, the glass substrate having a side adjacent to the upper dislocation portion, The module substrate has a glue application area, and a plurality of connection pads are formed in the glue application area, and the plurality of bonding wires are electrically connected to the solder pads of the silicon wafer, and the sealing glue and the buffer glue are covered The sealant covers the pads, the connection pads and the bonding wires, and the buffer glue is formed between the sealant and the side of the glass substrate, preferably ' It further includes a cover to bond the module substrate. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring to the drawings, the present invention will be described with reference to the following embodiments: In accordance with a first embodiment of the present invention, reference is made to FIG. 1 , a reduced stress microdisplay module 100 The display panel 110 is a LCOS (Liquid Crystal On Silicon) panel, which includes a lithographic wafer 111, a glass substrate 11 2 , and the ytterbium wafer 111 For a liquid crystal 1 1 3 between the glass substrates 112, please refer to FIGS. 2 and 3, the germanium wafer 111 has a misalignment portion 114 which is not overlapped with the glass substrate 112.

第9頁Page 9

Claims (1)

年月 曰修(更)正本‘ 1252953 〇 s 案號931132痛 六、申請專利範圍 【申請專利範圍】 1 ' 一種減少應力之微型顯示器模組,包含: 一顯不面板’其係包含有一矽晶片與一具有透明電極 層之玻璃基板’該石夕晶片係具有一不與該玻璃基板重疊之 上錯位部’該上錯位部係形成有複數個銲墊,該玻璃基板 係具有一鄰接該上錯位部之侧面; 一模組基板’其係具有一塗膠區,複數個連接墊係形 成於該塗膠區; 複數個銲線’其係電性連接該模組基板之該些連接墊 與該石夕晶片之該些銲塾; 一密封膠,其係形成於該塗膠區,並覆蓋該些銲墊、 該些連接墊與該些銲線;及 一緩衝膠,其係形成於該密封膠與該玻璃基板之該側 面之間,其中該密封膠於固化後係較硬於該緩衝膠。 2、 如申請專利範圍第1項所述之減少應力之微型顯示器 模組’其中該緩衝膠之玻璃轉化溫度(glass transition temperature,Tg)係低於該密封膠之玻璃轉化溫度。 3、 如申請專利範圍第1項所述之減少應力之微型顯示器 模組,其中該顯示面板係為一LCOS(Liquid Crystal On Silicon)面板。 4、如申請專利範圍第1項所述之減少應力之微型顯示器 模組,其中該玻璃基板係具有一上表面,該密封膠之高度 係不超過該玻璃基板之該上表面。 5、如申請專利範圍第54項所述之減少應力之微型顯示器Year of the month repair (more) original '1252953 〇s Case No. 931132 pain six, the scope of application for patents [patent scope] 1 'a reduced-resistance micro-display module, including: a display panel's system contains a wafer And a glass substrate having a transparent electrode layer having a non-overlapping portion over the glass substrate, wherein the upper dislocation portion is formed with a plurality of pads, the glass substrate having a contiguous upper dislocation a side of the module; a module substrate having a glue application area, a plurality of connection pads are formed in the glue application area; a plurality of bonding wires ' electrically connecting the connection pads of the module substrate and the The soldering iron of the Shixi wafer; a sealant formed in the glue coating area and covering the solder pads, the connection pads and the bonding wires; and a buffer glue formed on the sealing Between the glue and the side of the glass substrate, wherein the sealant is harder than the buffer rubber after curing. 2. The reduced stress microdisplay module according to claim 1, wherein the buffer transition glass has a glass transition temperature (Tg) lower than a glass transition temperature of the sealant. 3. The reduced-resistance microdisplay module of claim 1, wherein the display panel is an LCOS (Liquid Crystal On Silicon) panel. 4. The reduced stress microdisplay module of claim 1, wherein the glass substrate has an upper surface, the sealant having a height not exceeding the upper surface of the glass substrate. 5. A stress reducing microdisplay as described in claim 54 第16頁 1252953 _案號 93113239 申請專利範圍 模組,其中該緩衝膠之高度係不高於該密封膠。 6、如申請專利範圍第丨項所述之減少應力之微型顯干器 模組,其中該缓衝膠係與該密封膠相接觸。 。 丄且如Π專利範圍第1項所述之減少應力之微型顯示器 、,、中8亥玻璃基板係具有不與該矽晶片重疊之一下夢 位部,該透明電極層係延伸至該下錯位部。 、·曰 二如Π專利範圍第7項所述之減少應力之微型顯示器 接兮下供:f模組基板係形成有至少-銲塊,其係電性連 接该下錯位部之該透明電極層。 楔组,::f 2 $圍第1項所述之減少應力之微型顯示器 含有一罩體,其係結合於該模組基板,該罩 聶邱/有® 口,其係對應於該矽晶片與該玻璃基板之重 豐邵位。 1〇 種減少應力之微型顯示器模組,包含: 層之祐Ϊ:,板J其係包含有一矽晶片與-具有透明電極 土反’ 6亥矽晶片係具有一不與該玻璃基板重疊之 ft部,該上錯位部係形成有複數個銲墊,該玻璃基板 係具有一鄰接該上錯位部之側面; 模組基板,其係具有一塗膠區,複數個連接墊係形 成於該塗膠區; 複數個銲線,其係電性連接該模組基板之該些連接墊 與該石夕晶片之該些銲塾; 一岔封膠’其係形成於該塗膠區之侧邊;及 一缓衝膠,其係形成於該密封膠與該玻璃基板之該側Page 16 1252953 _ Docket No. 93113239 Patent application module, wherein the height of the buffer rubber is not higher than the sealant. 6. The reduced stress mini-drainer module of claim 2, wherein the buffer gel is in contact with the sealant. . The micro-display of reducing stress as described in claim 1 of the patent scope, the medium-eighth glass substrate has a dream portion that does not overlap the germanium wafer, and the transparent electrode layer extends to the lower misalignment portion. . The second embodiment of the invention provides a micro-display for reducing stress as described in the seventh aspect of the patent: the module substrate is formed with at least a solder bump electrically connected to the transparent electrode layer of the lower misalignment portion. . The wedge-shaped, ::f 2 $ micro-reducing micro-display of the first item includes a cover that is coupled to the module substrate, the cover Nie Qiu / has a mouth, which corresponds to the silicon wafer With the weight of the glass substrate. A micro-display module for reducing stress comprises: a layer of layers: a board J comprising a wafer and a transparent electrode having a surface opposite to the glass substrate having a ft overlap with the glass substrate The upper offset portion is formed with a plurality of solder pads, the glass substrate has a side adjacent to the upper offset portion, and the module substrate has a glue application region, and a plurality of connection pads are formed on the glue a plurality of bonding wires electrically connected to the connection pads of the module substrate and the solder pads of the lithographic wafer; a enamel sealer is formed on a side of the glue application zone; a buffer rubber formed on the side of the sealant and the glass substrate 1252953 ___案號93113239_年月曰 條正 六、申請專利範圍 面之間,並覆蓋該些銲墊、該些連接墊與該些銲線,其中 該密封膠於固.化後係較硬於該缓衝膠。 11、如申請專利範圍第1 〇項所述之減少應力之微型顯示器 模組,其中該緩衝膠之玻璃轉化溫度係低於該密封膠係之 玻璃轉化溫度。 1 2、如申請專利範圍第1 0項所述之減少應力之微型顯示器 模組’其中該顯示面板係為一 LC〇S(Liquid Crystal On Silicon)面板。 1 3、如申請專利範圍第丨〇項所述之減少應力之微型顯示器 模組,其中該緩衝膠係被該密封膠與該玻璃基板之該側面 圍繞。 14、如申請專利範圍第1 〇項所述之減少應力之微型顯示器1252953 ___ Case No. 93113239 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ The cushioning glue. 11. The reduced stress microdisplay module of claim 1, wherein the buffer glass has a glass transition temperature lower than a glass transition temperature of the sealant. 1 . The reduced stress microdisplay module as described in claim 10, wherein the display panel is an LC〇S (Liquid Crystal On Silicon) panel. The stress reducing microdisplay module of claim 3, wherein the buffer rubber is surrounded by the sealant and the side of the glass substrate. 14. A stress-reducing microdisplay as described in claim 1 模組, 係不超 15、 如 模組, 16、 如 模組, 位部, 17、 如 模組, 接該下 18、 如 模組, 其中该玻璃基板係 過該玻璃基板之該 申請專利範圍第1 4 其中該緩衝膠之高 申請專利範圍第1 〇 其中該玻璃基板係 該透明電極層係延 申請專利範圍第1 6 其中該模組基板係 錯位部之該透明電 申請專利範圍第1 〇 其另包含有一罩體 具有一上表面,該密封膠之高度 上表面。 項所述 度係不 項所述 具有不 伸至該 項所述 形成有 極層。 項所述 ’其係 之減少應力之微型顯示器 高於該密封膠。 之減少應力之微型顯示器 與該石夕晶片重疊之一下錯 下錯位部。 之減少應力之微型顯示器 至少一鲜塊’其係電性逢 之減少應力之微型顯示器 結合於該模組基板,該覃The module is not more than 15, such as a module, 16, such as a module, a portion, a module, and a module, such as a module, wherein the glass substrate is coated with the glass substrate. The first application of the first aspect of the present invention is the first aspect of the invention. The transparent substrate of the transparent substrate is disclosed in the patent application. It further comprises a cover having an upper surface, the upper surface of the sealant. The degree described in the item does not extend to the formation of the pole layer as described in the item. The reduced stress microdisplay of the item described above is higher than the sealant. The stress-reducing microdisplay overlaps the misalignment with one of the overlaps. The micro-display with reduced stress is at least one fresh block, and the micro-display with reduced stress is integrated with the module substrate, 1252953 案號93113239_年月日_修正 六、申請專利範圍 體係具有一窗口,其係對應於該矽晶片與該玻璃基板之重 疊部位。 1^1 第19頁1252953 Case No. 93113239 - Year Month Day_Amendment VI. Patent Application Scope The system has a window corresponding to the overlapping portion of the silicon wafer and the glass substrate. 1^1第19页
TW93113239A 2004-05-11 2004-05-11 Micro-display module for decreasing stress TWI252953B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW93113239A TWI252953B (en) 2004-05-11 2004-05-11 Micro-display module for decreasing stress

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW93113239A TWI252953B (en) 2004-05-11 2004-05-11 Micro-display module for decreasing stress

Publications (2)

Publication Number Publication Date
TW200537215A TW200537215A (en) 2005-11-16
TWI252953B true TWI252953B (en) 2006-04-11

Family

ID=37564949

Family Applications (1)

Application Number Title Priority Date Filing Date
TW93113239A TWI252953B (en) 2004-05-11 2004-05-11 Micro-display module for decreasing stress

Country Status (1)

Country Link
TW (1) TWI252953B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113568225A (en) * 2021-07-09 2021-10-29 西安中科微星光电科技有限公司 Liquid crystal light valve module packaging structure

Also Published As

Publication number Publication date
TW200537215A (en) 2005-11-16

Similar Documents

Publication Publication Date Title
TWI631675B (en) Sensor package structure
TWI303870B (en) Structure and mtehod for packaging a chip
TWI339436B (en) Stackable semiconductor package
TWI309079B (en) Stackable semiconductor package
TW201032194A (en) Display device and method for fabricating the same
TWI260096B (en) Optoelectronic package with wire-protection lid
TW201135922A (en) Wafer level image sensor packaging structure and manufacturing method for the same
JP2012515441A5 (en)
WO2019000923A1 (en) Display substrate and manufacturing method therefor, and display device
TWI296148B (en) Stackable semiconductor package and the method for making the same
WO2022242329A1 (en) Oled display device and preparation method therefor, and display terminal
TWM455258U (en) Image sensor structure with chamber notch
TWI228809B (en) Flip chip package structure and substrate structure thereof
TWI244185B (en) Quad flat non leaded package
TWI252953B (en) Micro-display module for decreasing stress
TW202242497A (en) Display device
TWI322492B (en) Stacked semiconductor package having flexible circuit board therein
TWI278122B (en) Dispensing package of image sensor and its method
TWI254422B (en) Chip package and producing method thereof
TW200812021A (en) Packaging substrate board and manufacturing method thereof
TWI321349B (en) Multi-chip stack package
TWI310595B (en) Chip package having flat transmission surface of transparent molding compound and method for manufacturing the same
TWI310234B (en) Non-cavity semiconductor package and method for fabricating the same
TWI291585B (en) Display module and molding method thereof
TWI364846B (en) Package process

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees