TW577035B - Substrate for a display device, array substrate, inspection circuit, inspection method and method of fabricating liquid crystal cell - Google Patents

Substrate for a display device, array substrate, inspection circuit, inspection method and method of fabricating liquid crystal cell Download PDF

Info

Publication number
TW577035B
TW577035B TW91115418A TW91115418A TW577035B TW 577035 B TW577035 B TW 577035B TW 91115418 A TW91115418 A TW 91115418A TW 91115418 A TW91115418 A TW 91115418A TW 577035 B TW577035 B TW 577035B
Authority
TW
Taiwan
Prior art keywords
inspection
signal
lines
wiring
selection
Prior art date
Application number
TW91115418A
Other languages
Chinese (zh)
Inventor
Manabu Kodate
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of TW577035B publication Critical patent/TW577035B/en

Links

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

Disclosed is novel inspection circuits integrating array inspection circuits and cell inspection circuits together, which are also capable of reducing the number of probes required upon inspection. Provided is a first inspection circuit for supplying signals for inspection with respect to a plurality of data signal lines constituting an active-matrix display device. The first inspection circuit includes a first circuit portion for selectively supplying a common first inspection signal to any of a prescribed number of the data signal lines, and a second circuit portion for independently supplying a second inspection signal to the prescribed number of the respective data signal lines.

Description

577035577035

發明背景 本發明與一種用於在一主動式矩陣顯示裝置製程期間進 行檢查的檢查電路有關。 目則廣泛使用的薄膜電晶體(TFT)彩色液晶顯示裝置製程 可被分成三種製程:一種液晶單元製程;一種液晶模組製 程,以及一種液晶監視器製程。液晶模組完成方式為,將 液晶單元連接至驅動器1C及用於產生要輸入至驅動器1〇之 控制信號的驅動電路,以及裝上背光和機械組件。另外, 液晶監視器完成方式為,將液晶模組進一步連接至用於產 生含有所要輸入之影像資訊之信號的圖形配接卡,以及裝 上機械組件。 在製程液晶顯示裝置過程中,基本上需要提早偵測因製 程期間混入灰塵所造成之缺陷或因尺寸錯誤所造成之缺陷 ,以便提高製造效率。因此,在液晶顯示裝置製程的每個 步驟中,都會進行如間隙檢查及發光檢查之類的各種檢查。 例如,曰本未審查專利公報案號60(1985)-2989發表一種 用於偵測用以建構液晶單元之TFT陣列基板之資料/掃描信 號線路之斷線及短路的方法。該方法實行只包含一個X—驅 動電路系統之液晶顯示裝置之資料/掃描信號線路中之斷線 偵測’該方法藉由在X-驅動電路的反面提供用於檢查的一 組電晶體來偵測資料/掃描信號線路的斷線及短路。確切而 言’執行檢查的方式為,從用於檢查的電晶體輸入藉由驅 動電路輸出的特定檢查信號。除前面的方法以外,日本未 審查專利公報案號3(199 1)-18891、案號3(1991 )-20721、案 -5- 本纸張尺度適_關轉準_) A4規格(摩撕公羡)BACKGROUND OF THE INVENTION The present invention relates to an inspection circuit for inspecting during the manufacture of an active matrix display device. The widely used thin film transistor (TFT) color liquid crystal display device manufacturing process can be divided into three processes: a liquid crystal cell process; a liquid crystal module process; and a liquid crystal monitor process. The liquid crystal module is completed by connecting a liquid crystal cell to the driver 1C, a driving circuit for generating a control signal to be input to the driver 10, and mounting a backlight and mechanical components. In addition, the LCD monitor is completed by further connecting the LCD module to a graphics adapter card for generating a signal containing the image information to be input, and installing a mechanical component. In the process of manufacturing a liquid crystal display device, it is basically necessary to detect defects caused by dust incorporation during the process or defects caused by dimensional errors in order to improve manufacturing efficiency. Therefore, in each step of the liquid crystal display device manufacturing process, various inspections such as a gap inspection and a light emission inspection are performed. For example, Japanese Unexamined Patent Publication No. 60 (1985) -2989 discloses a method for detecting disconnection and short circuit of a data / scanning signal line of a TFT array substrate used to construct a liquid crystal cell. The method implements a broken line detection in the data / scanning signal line of a liquid crystal display device that includes only an X-drive circuit system. The method detects the problem by providing a set of transistors for inspection on the reverse side of the X-drive circuit Disconnection and short circuit of measured data / scanning signal line. Specifically, the inspection is performed by inputting a specific inspection signal outputted by a driving circuit from a transistor for inspection. In addition to the previous method, Japanese Unexamined Patent Publication No. 3 (199 1) -18891, No. 3 (1991) -20721, and No.-5- this paper is suitable for the standard _ turn to the standard _) A4 size (Envy)

裝 訂Binding

577035 A7 ------B7 五、發明説明(2 ) 號5(1993)-5897及案號5(1993)-1 1000發表檢查TFT陣列基板 ’其方式為將用於檢查的信號線路或開關電路連接至位於 驅動電路反面上的主動式矩陣陣列。另外,曰本未審查專 利么報案號2(1990)· 154292發表藉由使用具有類比開關功能 的t擇電路,在連接至驅動器1C之前先檢查主動式矩陣陣 列斷線。 。則面各種檢查之一是影像品質檢查,這是在完成TF丁液晶 單元後執行的檢查。雖然已知有TFT液晶單元影像品質檢查 的各種方法,但是主要採用的檢查方法稱為多稍探針模式。 執行夕稍探針模式的方式為,在製造液晶單元的最後步 驟中,使用探針獨立連接液晶單元的所有信號輸入端子, 以及從液晶模組中的驅動器IC輸入同等於輸入信號的電子 信號二在此方式中,可徹底重現最終產品之液晶單元的驅 動藉此藉由視覺上檢查最終產品的顯示幕來執行檢查。 在此情況下,準備的輸入信號實行有種類螢幕顯示。但是 ,按照多稍探針模式的檢查涉及數項問題,如下文所述。 首先,多稍探針成本極高,並且也需要相當長的生產時 間。例如,具有包1024像素((乘)3像素)(乘)768列的液晶單 疋包含用於輸入至少3840條信號線路的佈線。因此,為了 執行影像品質檢查,必需準備能夠接觸幾乎4〇〇〇個信號輸 入端子的探針。 另外,還有關於檢查穩定性的問題。近來年,由於隨著 j晶單元擴展及高度清晰度發展導致探針點遞增及密度提 兩,因而浮現探針電性接觸不穩定的問題。當電性接觸不577035 A7 ------ B7 V. Invention Description (2) No. 5 (1993) -5897 and Case No. 5 (1993) -1 1000 Published Inspection of TFT Array Substrate 'The method is to use the signal line or The switching circuit is connected to an active matrix array on the opposite side of the driving circuit. In addition, Japanese Unexamined Patent Report No. 2 (1990) · 154292 was published by using an t-selective circuit with an analog switch function to check the active matrix array for disconnection before connecting to the driver 1C. . One of the various inspections is the image quality inspection, which is an inspection performed after the TF-LCD cell is completed. Although various methods for inspecting the image quality of a TFT liquid crystal cell are known, the inspection method mainly used is called a multi-probe mode. The way to perform the probe mode is to use the probe to independently connect all signal input terminals of the liquid crystal cell in the final step of manufacturing the liquid crystal cell, and input the electronic signal equivalent to the input signal from the driver IC in the liquid crystal module. In this way, the driving of the liquid crystal cell of the final product can be completely reproduced to thereby perform the inspection by visually checking the display screen of the final product. In this case, the prepared input signal is displayed on a screen. However, checking according to the multi-probe mode involves several issues, as described below. First of all, more probes are extremely costly and also require considerable production time. For example, a LCD unit with 1024 pixels ((multiplied) 3 pixels) (multiplied) 768 columns contains wiring for inputting at least 3840 signal lines. Therefore, in order to perform an image quality check, it is necessary to prepare a probe capable of contacting almost 4,000 signal input terminals. There is also the issue of checking stability. In recent years, due to the increase in j-crystal units and the development of high definition, the probe points have increased and the density has been increased, which has caused the problem of unstable electrical contact of the probe. When electrical contact is not

裝- 訂Pack-order

-6 --6-

五、發明説明(3 ) 穩定時’沿著實際上未提供輸入信號之佈線的檢查螢幕不 會顯示,因而檢查效率大幅下降。這是藉由使用影像處理 等等來執行自動檢查而言非常關鍵。另外,隨著高度清晰 度液晶單元開發,介於互相鄰接之兩個探針之間的空間隨 之縮小。因此,問題不僅僅在於檢查穩定度下降,而且還 有探針本身之製造也正到達其極限的問題。 此外,因為多稍探針不適用於各種模組,所以還會引起 成本增加及檢查效率下降。此類問題歸因於以下事實,依 據製造的液晶單元各種模組,因為模組之間的規格差異, 所以各種模組之中的探針排列標準化非常困難。因此,需 要針對每種模組準備探針組,藉此每當檢查不同模組時更 換檢查系統上的探針組。 由於前面提出的原因,所以已要求一種能夠縮減多稍探 針的檢查方法,即使檢查方法只能顯示有限類型的檢查螢 幕。 1999 年 Society for lnformati〇I1 Display International Symposium上Μ· Kodate等人發表的「>^1〇61^&1^〇11丁?丁-Array Testing for High-Resolution/High-Content AMLCDs」 中揭示一種用於檢查TFT陣列基板的改良方法。這項檢查方 法包括,在TFT陣列基板的周圍,用於選擇一用於測量像素 充電之電荷量之信號線路的第一選擇元件(TFT),以及一用 於保存不測量之信號線電位的第二選擇元件(TFT)。另外, 該檢查方法的特徵為,形成一檢查電路,其建構方式為經 由該等第一選擇元件將複數條信號線路繫結在一起。由於 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公釐) 577035 A7 _____ B7 五、發明説明(4 ) 該檢查電路中會經由該等第一選擇元件將複數條信號線路 繫結在一起,所以可減少進行檢查時所需的探針數量。 曰本未審查專利公報案號} 1(1999)-338376發表一種能夠 減少進行檢查時所需之探針數量的檢查電路,甚至在^成 TFT液晶單元後執行影像品f檢查。在,日本未審查專利公 報案號1 1(1999)-338376發表的檢查電路中,會將用於切換 供應檢查顯示信號或掃描信號的檢查TFT逐一且各自連接至 複數條資料信號線路及掃描信號線路。 該檢查電路進一步包括一檢查顯示信號線路,用於將檢 查顯示信號供應至連接資料信號線路的檢查TFT,該檢查顯 示信號路線連接至共同的各自元件。此時,該檢查電:: 包括依據顯示色彩的3條各自的控制信號線路,用於輸入控 制信號以處理或關閉檢查TFT。 如上文所述,已開發出能夠減少進行檢查時所需之探針 數量的檢查電路或檢查方法。但是,在這些檢查電路或檢 查方法中,會以分開且獨立方式來形成陣列基板檢查電路 及液晶單元檢查電路。 發明概要 本發明的目的疋長:供一種併入一陣列基板檢查電路與一 單元檢查電路的新穎檢查電路,該檢查電路還能夠減少進 行檢查時所需的探針數量。 本發明是一種顯示裝置基板包括:一基板主體;像素部 件,其被排列在該基板主體的一矩陣上;複數條信號線路 ’用於將彳§號傳輸至該等像素部件;以及一檢查電路,其 -8 - 本紙張尺度適用中國國家標準(CNS) A4規格(210X 297公釐) 577035 A7V. Description of the invention (3) When stable ′ The inspection screen along the wiring that does not actually provide an input signal will not be displayed, so the inspection efficiency is greatly reduced. This is critical for performing automatic inspections by using image processing and so on. In addition, with the development of high-definition liquid crystal cells, the space between two probes adjacent to each other has been reduced. Therefore, the problem is not only that the stability of the inspection is reduced, but also that the manufacturing of the probe itself is reaching its limit. In addition, because the multi-probe is not suitable for various modules, it also causes cost increase and inspection efficiency decrease. Such problems are attributed to the fact that, according to the various modules of the manufactured liquid crystal cell, because of the difference in specifications between the modules, it is very difficult to standardize the probe arrangement among the various modules. Therefore, it is necessary to prepare a probe set for each module, thereby changing the probe set on the inspection system whenever a different module is inspected. For the reasons mentioned earlier, an inspection method capable of reducing the number of probes has been required, even though the inspection method can only display a limited type of inspection screen. Revealed in "> ^ 1〇61 ^ & 1 ^ 〇11 丁? 丁 -Array Testing for High-Resolution / High-Content AMLCDs" published by Society Kodate et al. On Society for lnformati〇I1 Display International Symposium in 1999 An improved method for inspecting a TFT array substrate. This inspection method includes, around the TFT array substrate, a first selection element (TFT) for selecting a signal line for measuring the amount of charge charged by the pixel, and a first selection element for storing the potential of the signal line that is not measured. Two selection elements (TFT). In addition, the inspection method is characterized in that an inspection circuit is formed, which is constructed by binding a plurality of signal lines together via the first selection elements. Since this paper size applies the Chinese National Standard (CNS) A4 specification (210X297 mm) 577035 A7 _____ B7 V. Description of the invention (4) In the inspection circuit, a plurality of signal lines will be tied together via these first selection components , So you can reduce the number of probes required for inspection. Japanese Unexamined Patent Publication No. 1 (1999) -338376 has published an inspection circuit capable of reducing the number of probes required for inspection, and even performs inspection of imaging products after forming a TFT liquid crystal cell. In the inspection circuit published in Japanese Unexamined Patent Publication No. 11 (1999) -338376, the inspection TFTs for switching the supply of inspection display signals or scanning signals are individually and individually connected to a plurality of data signal lines and scanning signals. line. The inspection circuit further includes an inspection display signal line for supplying the inspection display signal to an inspection TFT connected to the data signal line, and the inspection display signal line is connected to a common respective element. At this time, the inspection circuit includes: 3 respective control signal lines according to the display color, for inputting control signals to process or turn off the inspection TFT. As described above, inspection circuits or inspection methods have been developed that can reduce the number of probes required for inspection. However, in these inspection circuits or inspection methods, an array substrate inspection circuit and a liquid crystal cell inspection circuit are formed separately and independently. SUMMARY OF THE INVENTION The object of the present invention is to provide a novel inspection circuit incorporating an array substrate inspection circuit and a unit inspection circuit. The inspection circuit can also reduce the number of probes required for inspection. The invention is a display device substrate comprising: a substrate body; pixel components arranged on a matrix of the substrate body; a plurality of signal lines' for transmitting the 彳 § number to the pixel components; and an inspection circuit , Its -8-This paper size applies Chinese National Standard (CNS) A4 specification (210X 297 mm) 577035 A7

形成在該基板主體上。此處,該檢查電路包括:一檢查信 號輸入端子,用於將一第一檢查信號輸入至該等信號線路 的所有M(M是大於1的整數)條線路;複數個第一選擇元件 ’每個第一選擇元件都被配置在介於信號線路與檢查信號 輸入端子之間;第一控制佈線,其由n(乘)M(n是正整數)條 線路所組成’該等線路係用於將一控制信號分別供應至該 等複數個第一選擇元件;複數個第二選擇元件,每個第二 選擇元件皆分別連接至該等信號線路;檢查信號佈線,其 係由複數條線路所組成’該等複數條線路係用於經由該等 複數個第二選擇元件將一第二檢查信號分別供應至該等信 號線路,以及第二控制佈線,其由n(乘)M(n是正整數)條線 路所組成,該等線路係用於將一控制信號分別供應至該等 複數個第二選擇元件。 在關於一根據本發明之顯示裝置之基板的檢查電路中, 一用於執行關於一 TFT陣列基板之斷線及短路之檢查(下文 中將此類檢查稱為陣列檢查)的電路及一用於執行一液晶單 元之影像品質檢查(下文中將此類檢查稱為單元檢查)的電路 被整合在一起。 換言之,在進行陣列檢查時,會從該檢查信號輸入端子 輸入該陣列檢查的第一檢查信號,以及藉由該第一選擇元 件選取要將該第一檢查信號供應至該處的一信號線路。在 此情況下,該等第二選擇元件可被用來保持未選取之信號 線路的電位。 反之,在進行單元檢查時,供應至該檢查信號佈線之單It is formed on this substrate body. Here, the inspection circuit includes: an inspection signal input terminal for inputting a first inspection signal to all M (M is an integer greater than 1) lines of the signal lines; a plurality of first selection elements' each The first selection elements are arranged between the signal line and the check signal input terminal; the first control wiring is composed of n (multiplication) M (n is a positive integer) lines' these lines are used to connect A control signal is respectively supplied to the plurality of first selection elements; a plurality of second selection elements, each of which is connected to the signal lines respectively; check the signal wiring, which is composed of a plurality of lines' The plurality of lines are used to respectively supply a second inspection signal to the signal lines and the second control wiring via the plurality of second selection elements, which are composed of n (multiplied) M (n is a positive integer) The circuits are used to supply a control signal to the plurality of second selection elements respectively. In an inspection circuit regarding a substrate of a display device according to the present invention, a circuit for performing inspections on disconnection and short circuit of a TFT array substrate (hereinafter, such inspections are referred to as array inspections) and a circuit for A circuit for performing an image quality inspection of a liquid crystal cell (hereinafter, such inspection is referred to as a cell inspection) is integrated. In other words, when performing an array inspection, a first inspection signal of the array inspection is input from the inspection signal input terminal, and a signal line to which the first inspection signal is to be supplied is selected by the first selection element. In this case, the second selection elements can be used to maintain the potential of unselected signal lines. Conversely, when unit inspection is performed, the order supplied to the inspection signal wiring

裝 m -9- 577035 五、發明説明(6 70檢f的該等第二檢查信號係經由該等第二選擇元件供應 至該等信號線路。在此情況下,在每個檢查信號都具有互 相相反極性電位的狀態中,由於在該檢查信號佈線中配備 複數條線路,所以可將該等檢查信號供應至鄰接的信號線 路。另外’由於可將獨立的檢查信號供應至鄰接的信號線 路,所以進行單元檢查過程中可構成任意色彩或圖樣的影 另外,本發明提供有關並聯佈線之所有Μ條信號線路的檢 查信號輸入端子。因此,可減少陣列檢查所需的探針數量 。由於複數條線路(兩條或兩條以上線路)足夠檢查信號佈線 所需’所以為此所需的端子數量可減少至非常少的數量。 /了獲得如上文所述的成果,本發明的之顯示裝置基板 最好進一步包括以下‘構。 明確的說,本發明的較佳模式包括以下特徵: 連接檢查#號輸入端子的複數個第一選擇元件分別連 接該第一控制佈線的不同線路; 違寺第一選擇元件的指$數量第一選擇元件被連接至該 共用第一控制佈線的一線路; 連接私查#號輸入端子的複數個第二選擇元件分別連 接。亥第一控制佈線的不同線路· 逵等第一選擇TL件的指定數量第二選擇元件被連接至該 共用第二控制佈線的一線路; 互相鄰接的該等第二選擇元件係分別連接至該檢查信號 佈線的不同線路;以及 10- :297公釐) 裝 訂 五、發明説明(7 ) Μ是6或6的倍數。 ^文所述之根據本發明之顯示裝置基板可被實現為TFT 顯示裝置的陣列基板。換言之,本發明提供一種陣列 土板’ «列基板上之具有開關元件的像素部件被排列在 矩陣中。亥陣列基板包括:複數條信號線路,用於將一 信號傳輸至該等像素部件;第一檢查電晶體,其分別連接 至複數條信號線路,該等第一檢查電晶體控制該等第一檢 查信號至該等像素部件的輸入;第一控制佈線,其係由複 數條線路所組成,該等複數條線路係用於供應用以控制該 f第一檢查電晶體之開啟和關閉的控制信號;第二檢查電 曰曰體,其分別連接至複數條信號線路,該等第二檢查電晶 體控制該等第二檢查信號至該等像素部件的輸入;電位供 應佈線’其係由複數條線路所組成,該等複數條線路係用 於將指定電位供應至該等第二檢查電晶體;以及第二控制 佈線,其係由複數條線路所組成,該等複數條線路係用於 供應用以控制該等第二檢查電晶體之開啟和關閉的控制信 號。 在本發明的陣列基板中,雖然在完成陣列檢查後可去除 用於陣列檢查的電路部份,但是此類電路部份可保持原狀 此外,雖然在完成單元檢查後可去除檢查電路,但是檢 查電路也可保持原狀。 在本發明的陣列基板中,可減少接觸型探針的數量,其 方式為每個指定數量的信號線路提供一檢查信號輸入端子 ’該檢查信號輸入端子係用來將該等第一檢查信號輸入至 -11 - 577035 A7 ___ B7 五、發明説明(8 ) έ亥寺苐一檢查電晶體。 另外’在本發明的陣列基板中,最好將連接一檢查信號 輸入端子的複數個第一檢查電晶體分別連接該第一控制佈 線的不同線路。 此外’在本發明的陣列基板中,該第一控制佈線最好配 備指定數量Μ或Μ之整數倍的線路,其中乂是連接至該檢查 信號輸入端子的信號線路數量。 在本發明的陣列基板中,最好將連接一檢查信號輸入端 子的複數個第二檢查電晶體分別連接該第二控制佈線的不 同線路。 另外,在本發明的陣列基板中,該第二控制佈線最好配 備指定數量Μ或Μ之整數倍的線路,其中“是連接至該檢查 <5號輸入子的信號線路數量。 此外,在本發明的陣列基板中,最好將互相鄰接的該等 第二檢查電晶體分別連接至該電位供應佈線的不同線路。 例如,本發明提供在陣列基板上開發的以下檢查電路。 明確的說,本發明提供一種檢查電路包括:第一信號供應 佈線,用以供應一第一檢查信號;複數個第一薄膜電晶體 -4等複數個第一薄膜電晶體的源極(或者汲極)都被連接至 該第一信號供應佈線;第一控制佈線,其係由連接至該等 複數個第一薄膜電晶體之閘極的複數條線路所組成;複數 個第二薄膜電晶體,該等第二薄膜電晶體的沒極(或者源極) 都被連接至該等複數個第一薄膜電晶體的沒極(或者源極); 第二控制佈線,其係由連接至該等複數個第二薄膜電晶體 -12·Installation m -9- 577035 V. Description of the invention (6 70 The second inspection signals of the inspection f are supplied to the signal lines via the second selection elements. In this case, each inspection signal has a mutual In the state of the opposite polarity potential, since a plurality of lines are provided in the inspection signal wiring, these inspection signals can be supplied to adjacent signal lines. In addition, 'independent inspection signals can be supplied to adjacent signal lines, so Any color or pattern can be formed during the unit inspection. In addition, the invention provides inspection signal input terminals for all M signal lines wired in parallel. Therefore, the number of probes required for array inspection can be reduced. (Two or more lines) enough to check the signal wiring 'so the number of terminals required for this can be reduced to a very small number. / In order to obtain the results described above, the display device substrate of the present invention has the most It further includes the following structures. Specifically, the preferred mode of the present invention includes the following features: Connection check # input terminal The plurality of first selection elements are respectively connected to different lines of the first control wiring; the number of the first selection element is violated; the first selection element is connected to a line of the common first control wiring; A plurality of second selection elements of the terminals are respectively connected. Different lines of the first control wiring · A specified number of second selection elements such as the first selection TL are connected to one line of the common second control wiring; The second selection elements are respectively connected to different lines of the inspection signal wiring; and 10-: 297 mm) Binding V. Invention Description (7) M is a multiple of 6 or 6. The display device substrate according to the present invention described herein can be implemented as an array substrate of a TFT display device. In other words, the present invention provides an array soil plate with pixel elements having switching elements on a column substrate arranged in a matrix. The array substrate includes: a plurality of signal lines for transmitting a signal to the pixel components; first inspection transistors, which are respectively connected to the plurality of signal lines, and the first inspection transistors control the first inspections The input of signals to the pixel components; the first control wiring, which is composed of a plurality of lines, which are used to supply a control signal for controlling the opening and closing of the first inspection transistor; The second inspection circuit is connected to a plurality of signal lines, and the second inspection transistors control the input of the second inspection signals to the pixel components; the potential supply wiring is composed of a plurality of lines. Composition, the plurality of lines are used to supply a specified potential to the second inspection transistors; and the second control wiring is composed of a plurality of lines, which are used for supply to control The control signals for turning on and off the second inspection transistors. In the array substrate of the present invention, although the circuit portion used for the array inspection can be removed after the array inspection is completed, such a circuit portion can be kept as it is. In addition, although the inspection circuit can be removed after the unit inspection is completed, the inspection circuit can be removed. It can also be left as it is. In the array substrate of the present invention, the number of contact probes can be reduced by providing an inspection signal input terminal for each specified number of signal lines. The inspection signal input terminal is used to input the first inspection signals. To -11-577035 A7 ___ B7 V. Description of the invention (8) Deer Hai Temple first inspected the transistor. In addition, in the array substrate of the present invention, it is preferable that a plurality of first inspection transistors connected to an inspection signal input terminal are respectively connected to different lines of the first control wiring. In addition, in the array substrate of the present invention, the first control wiring is preferably provided with a specified number of M or an integer multiple of M, where 乂 is the number of signal lines connected to the inspection signal input terminal. In the array substrate of the present invention, it is preferable that a plurality of second inspection transistors connected to an inspection signal input terminal are respectively connected to different lines of the second control wiring. In addition, in the array substrate of the present invention, it is preferable that the second control wiring is provided with a specified number of M or an integral multiple of M, where "is the number of signal lines connected to the inspection < 5 input element. In addition, in In the array substrate of the present invention, it is preferable that the second inspection transistors adjacent to each other are respectively connected to different lines of the potential supply wiring. For example, the present invention provides the following inspection circuits developed on the array substrate. Specifically, The present invention provides an inspection circuit including: a first signal supply wiring for supplying a first inspection signal; a source (or a drain) of a plurality of first thin film transistors such as a plurality of first thin film transistors-4 are all Connected to the first signal supply wiring; a first control wiring composed of a plurality of lines connected to the gates of the plurality of first thin film transistors; a plurality of second thin film transistors, the second The non-electrode (or source) of the thin-film transistor is connected to the non-electrode (or source) of the plurality of first thin-film transistors; the second control wiring is connected to the A plurality of second thin film transistors -12 ·

577035 五、發明説明(9 之閘極的複數條線路所組成:以及第二信號供應佈線,盆 ,由連接至該等複數個第二薄膜電晶體之源極(或者汲極㈣ : 旻數條線路所組成’·該第二信號供應佈線係用來供應有關 每個指定數量之第二薄膜電晶體的一第二檢查信號。 例如,可將本發明的檢查電路建構在117丁陣列基板上。另 外,本發明的檢查電路也可常駐在包含TFT陣列基板的液晶 單元或液晶顯示裝置中。 由於本發明的檢查電路包括如上文所述的建構,所以本 發明的檢查電路建構一能夠執行陣列檢查及單元檢查的統 一電路。 在本發明的檢查電路中,最好將互相鄰接的該等第二薄 膜電晶體連接至該第二信號供應佈線的不同線路。 在本發明的檢查電路中,當供應用於陣列檢查的第一檢 查信號時,供應的信號及電位如下所述。明確的說,在以 下狀態中會將該第一檢查信號供應至該第一信號供應佈線 •經由該第一控制佈線,將選擇電位供應至該等複數個第 一薄膜電晶體之任一第一薄膜電晶體,並且將非選擇電位 供應至除刖述第一薄膜電晶體以外的第一薄膜電晶體;以 及經由該第二控制佈線,將非選擇電位供應至該等第二薄 膜電晶體之中連接至將選擇電位供應至該處之第一薄膜電 晶體的第二薄膜電晶體,並且將選擇電位供應至除前述第 二薄膜電晶體以外的第二薄膜電晶體。 另外,在本發明的檢查電路中,當供應用於單元檢查的 第一檢查#號時,供應的信號及電位如下所述。明確的說 -13 - 本纸張尺度適用中國國家標準(CNS) A4規格(210X 297公爱) 577035577035 V. Description of the invention (composed of a plurality of lines of the gate of 9: and the second signal supply wiring, basin, which is connected to the source (or drain) of the plurality of second thin film transistors ㈣: 旻 several The second signal supply wiring is used to supply a second inspection signal for each specified number of second thin-film transistors. For example, the inspection circuit of the present invention can be constructed on a 117-D array substrate. In addition, the inspection circuit of the present invention may also reside in a liquid crystal cell or a liquid crystal display device including a TFT array substrate. Since the inspection circuit of the present invention includes a configuration as described above, the inspection circuit of the present invention is constructed to perform an array inspection A unified circuit for unit inspection. In the inspection circuit of the present invention, it is preferable to connect the second thin film transistors adjacent to each other to different lines of the second signal supply wiring. In the inspection circuit of the present invention, when the supply When the first inspection signal is used for array inspection, the supplied signals and potentials are as follows. Specifically, the first inspection signal will be Check that the signal is supplied to the first signal supply wiring. • Via the first control wiring, a selection potential is supplied to any one of the plurality of first thin film transistors, and a non-selective potential is supplied to A first thin-film transistor other than the first thin-film transistor; and supplying a non-selective potential to the second thin-film transistors through the second control wiring to a first thin-film that supplies a selective potential to the first thin-film transistor The second thin-film transistor of the transistor, and a selection potential is supplied to a second thin-film transistor other than the aforementioned second thin-film transistor. In addition, in the inspection circuit of the present invention, when the first inspection for the unit inspection is supplied When the number is #, the supplied signals and potentials are as follows. To be clear -13-This paper size applies the Chinese National Standard (CNS) A4 specification (210X 297 public love) 577035

發明説明(1〇 ,在經由該第二控制佈線將選擇電位供應至所有 薄膜電晶體的狀態巾’將該第二檢查信號供應至::: 號供應佈線。 ~ 從前面的說明可明確得知,本發明提供一種檢查電路勺 括:用於將一共同帛—檢查信號選擇性供應至指定數旦^ 料信號線路之任一資料信號線路的功能·:以及用於將二二 二檢查信號以分開且獨立方式供應至該等指定數量資料 號線路的功能。 5 明確的說,本發明提供一種檢查電路,用於將檢查信號 供應至建構一主動式矩陣顯示裝置的複數條信號線路:= 處,該檢查電路包括:一第一檢查信號供應電路,用於將 一共同第一檢查信號選擇性供應至指定數量信號線路的任 一 h號線路,以及一第二檢查信號供應電路,用於將一不 同第二檢查信號供應至該等指定數量信號線路的鄰接信號 線路。 〜 在本發明的檢查電路中,該第一檢查信號供應電路最好 包括:一檢查信號輪入端子,用於輸入該第一檢查信號; 以及開關裝置,其係由薄膜電晶體所組成,該開關裝置從 該等指定數量信號線路選出要將來自於該第一檢查信號輪 入端子的第一檢查信號供應至該處的信號線路。 在本發明的檢查電路中,該第二檢查信號供應電路最好 包括··薄膜電晶體’該等薄膜電晶體分別連接至該等指定 數量信號線路;檢查信號佈線,其係由指定數量線路所組 成,該等指定數量線路係用於將該等第二檢查信號分別供 -14 - 本紙張尺度適用中國國家標準(CNS) A4規格(2i〇x297公爱) 裝 訂 、發明説明(11 ) 應至該等薄膜電晶體;以及控制佈線,其係由指定數量線 路所組成,該等指定數量線路係用於供應用以控制該等薄 膜電晶體之開啟和關閉的控制信號。 另外,在本發明的檢查電路中,雖然該等信號線路可被 凋整為資料信號線路及掃描信號線路,但是該等信號線路 最好疋資料#號線路。如果,資料信號線路數量大於掃描 k號線路數量,這適用於當本發明的檢查電路應用在資料 k號線路面的情況下。 例如,本發明提供關於如上文所述之顯示裝置基板的以 下檢查方法。明確的說,本發明提供顯示裝置基板檢查方 去,泫顯不裝置基板包括:一基板主體;像素部件,其被 &列在4基板主體的一矩陣上;複數條信號線路,用於將 信號傳輸至該等像素部件;以及一檢查電路,其具有一檢 查信號輸入端子,用於將一第一檢查信號輸入至該等信號 、本路的所有M(M疋大於1的整數)條線路;複數個第一選擇 元件,每個第一選擇元件都被配置在介於信號線路與檢查 信號輸入端子之間;第一控制佈線,其由n(乘)M(n是正整 數)條線路所組成,該等線路係用於將一控制信號分別供應 至該等複數個第一選擇元件;複數個第二選擇元件,每個 第二選擇元件皆分別連接至該等信號線路;檢查信號佈線 ,其係由複數條線路所組成,該等複數條線路係用於經由 泫等複數個第二選擇元件將第二檢查信號分別供應至該等 信號線路;第二控制佈線,其由n(乘)M(n是正整數)條線路 所組成,該等線路係用於將控制信號分別供應至該等複數 五、發明説明(12 ) Πΐ擇元件;以及一檢查電路,其形成在該基板主體 上。此處,該檢查方法包括第一 行的第二檢杳。另外m“ 查後執 μ *亥第一檢查的較方式為,當經由 该第-控制佈線將一控制信號供應至該等第一選擇元件 且該第f控制佈線將—控制信號供應至該等第二選擇 :,將该第一檢查信號輸入至該檢查信號輸入端子。 並且’該第二檢查的執行方式為,當經由該第二控制佈線 將「控制信號供應至該等第二選擇元件時,將該第二檢查 4吕號供應至該檢查信號佈線。 一 檢Γ’經由該第一控制佈線將該控制信號供 至該等複數個第-選擇元件的任-第-選擇元Γ:= 非選擇k號供應至除前述第—選擇元件外的第—選擇元 件1再者’在該第-檢查中’經由該第二控制佈線將該控 制k號供應至該等第二選擇元件的執行方式為:將一 擇信號供應至第二檢查元件’該第二檢查元件相對應於將 該選擇信號供應至該處的第一選擇元件;以及將一選擇信 號供應至除前述第二選擇S件外的第二選擇元件。 β 另外’在該第二檢查中,經由該第二控制佈線將該控制 信號供應至該等第二選擇元件的執行方式為,將一選擇信 號供應至所有該等第二選擇元件。 另外本發明提供一種用於依據前述檢查方法製造一液 晶早7C之方法。明確的說,減本發明之製造液晶單元的 方法包括:在-陣列基板上形成-檢查電路之步驟,該檢 五、發明説明(13 ) 查電路具有:第-信號供應佈線,用以供應一第一檢查广 號;複數個第一薄膜電晶體,該等複數個第一薄膜 的源極(或者汲極)都被連接至該第一信號供應佈線;第:栌 制佈線,其係由連接至該等複數個第一薄膜電晶體之閘2 的複數條線路所組成;複數個第二薄膜電晶體,該等^二 薄膜電晶體的汲極(或者源極)都被連接至該等複數個第一Z 膜電晶體的汲極(或者源極);第二控制佈線,其係由連接至 該等複數個第二薄膜電晶體之問極的複數條線路所組成; 以及第二信號供應佈線,其係由連接至該等複數個第二薄 膜電晶體之源極(或者汲極)的複數條線路所組成;該第二信 號供應佈線係用來將一第二檢查信號供應至該等第二薄膜 電晶體;第-檢查步驟,用於當經由該第一控制佈線將選 擇電位供應至該等複數個第一薄膜電晶體之任一第一薄膜 電晶體並且將非選#電位供應至除前述第一薄膜電晶體以 外的第-薄膜電晶體時,以及t經由該第二控制佈線將非 選擇電位供應至連接至將選擇電位供應至該處之第一薄膜 電晶體的第二薄膜電晶體並且將選擇電位供應至除前述第 二薄膜電晶體以外的第二薄膜電晶體時,將該第一檢查信 號供應至該第一信號供應佈線;一形成一單元之步驟,其 方式為疊層該陣列基板及一彩色攄光基板,同時將一液晶 材料夾在中間;以及一第二檢查步驟,用於當經由該第二 控制佈線將選擇電位供應至所有該等第二薄膜電晶體時, 將第二檢查信號供應至該第二信號供應佈線。 圖式簡單說明DESCRIPTION OF THE INVENTION (10) In the state towel where the selection potential is supplied to all thin film transistors via the second control wiring, the second inspection signal is supplied to the ::: supply wiring. ~ It is clear from the foregoing description The present invention provides an inspection circuit including: a function for selectively supplying a common inspection signal to any one of the data signal lines of a specified number of data signal lines; and a method for transmitting two or two inspection signals to The function of supplying the specified number of data number lines separately and independently. 5 Specifically, the present invention provides an inspection circuit for supplying an inspection signal to a plurality of signal lines constructing an active matrix display device: = places The inspection circuit includes a first inspection signal supply circuit for selectively supplying a common first inspection signal to any of the h-number lines of a specified number of signal lines, and a second inspection signal supply circuit for applying A different second inspection signal is supplied to the adjacent signal lines of the specified number of signal lines. ~ In the inspection circuit of the present invention, the An inspection signal supply circuit preferably includes: an inspection signal wheel-in terminal for inputting the first inspection signal; and a switching device composed of a thin film transistor, the switching device selecting a signal from the specified number of signal lines. The first inspection signal from the first inspection signal wheel-in terminal is supplied to the signal line there. In the inspection circuit of the present invention, the second inspection signal supply circuit preferably includes a thin film transistor, etc. The thin film transistors are respectively connected to the specified number of signal lines; the inspection signal wiring is composed of the specified number of lines, and the specified number of lines are used to separately supply the second inspection signals to -14-this paper size applies China National Standard (CNS) A4 specification (2i0x297 public love) binding, invention description (11) should be to these thin film transistors; and control wiring, which consists of a specified number of lines, these specified number of lines are used For supplying control signals for controlling the opening and closing of the thin film transistors. In addition, in the inspection circuit of the present invention, although these signals The circuits can be reduced to data signal lines and scanning signal lines, but these signal lines are preferably the data number lines. If the number of data signal lines is greater than the number of scanning k lines, this applies to the application of the inspection circuit of the present invention. In the case of the data line k. For example, the present invention provides the following inspection method for the display device substrate as described above. Specifically, the present invention provides a display device substrate inspection method. The display device substrate includes: A substrate body; a pixel component which is & listed on a matrix of the 4 substrate body; a plurality of signal lines for transmitting signals to the pixel components; and an inspection circuit having an inspection signal input terminal, It is used to input a first inspection signal to such signals and all M (M 疋 greater than 1) lines of this circuit; a plurality of first selection elements, each of which is configured between the signals Between the circuit and the inspection signal input terminal; the first control wiring is composed of n (multiplication) M (n is a positive integer) lines, which are used to connect a The control signals are respectively supplied to the plurality of first selection elements; the plurality of second selection elements, each second selection element is respectively connected to the signal lines; check the signal wiring, which is composed of a plurality of lines, the The plurality of equal lines are used to separately supply the second inspection signals to the signal lines via the plurality of second selection elements such as 泫; the second control wiring is composed of n (multiplication) M (n is a positive integer) lines These circuits are used to respectively supply control signals to the plurality of fifth, invention description (12) Πΐselection elements; and an inspection circuit formed on the substrate body. Here, the inspection method includes a second inspection in the first row. In addition, the first way of performing the inspection after the inspection is as follows: when a control signal is supplied to the first selection elements through the first control wiring and the fth control wiring supplies the control signal to the first Second option: The first inspection signal is input to the inspection signal input terminal. And 'the second inspection is performed in a manner that when a "control signal is supplied to the second selection elements via the second control wiring" , The second inspection signal No. 4 is supplied to the inspection signal wiring. A inspection Γ ′ supplies the control signal to the plurality of -selection elements of the -selection elements via the first control wiring Γ: = The non-selection k number is supplied to the first selection element other than the aforementioned -selection element 1 and further 'in the -inspection' supplies the control k number to the execution of the second selection elements via the second control wiring. The method is: supplying a selection signal to the second inspection element 'the second inspection element corresponds to the first selection element where the selection signal is supplied; and supplying a selection signal to the second selection element other than the aforementioned second selection element Outer second Selection element β In addition, in the second inspection, the execution method of supplying the control signal to the second selection elements via the second control wiring is to supply a selection signal to all the second selection elements. In addition, the present invention provides a method for manufacturing a liquid crystal early 7C according to the foregoing inspection method. Specifically, the method for manufacturing a liquid crystal cell minus the present invention includes the step of forming an inspection circuit on an array substrate. Description of the invention (13) The inspection circuit has: a first signal supply wiring for supplying a first inspection number; a plurality of first thin film transistors, and the sources (or drains) of the plurality of first thin films are all Is connected to the first signal supply wiring; the first: the wiring is made up of a plurality of lines connected to the gates 2 of the plurality of first thin film transistors; the plurality of second thin film transistors, etc. The drains (or sources) of the two thin film transistors are connected to the drains (or sources) of the plurality of first Z film transistors; the second control wiring is connected to the plurality of first Z film transistors. The second thin film transistor is composed of a plurality of lines; and the second signal supply wiring is composed of a plurality of lines connected to the source (or drain) of the plurality of second thin film transistors. The second signal supply wiring is used to supply a second inspection signal to the second thin film transistors; the first-inspection step is used to supply the selection potential to the plurality of first thin film transistors via the first control wiring; When any first thin film transistor of a thin film transistor is supplied with a non-selected # potential to a first thin film transistor other than the aforementioned first thin film transistor, and a non-selected potential is supplied to the second control wiring via the When the second thin film transistor which is connected to the first thin film transistor where the selection potential is supplied and the second thin film transistor other than the aforementioned second thin film transistor is supplied with the selection potential, the first inspection signal is supplied. To the first signal supply wiring; a step of forming a unit by laminating the array substrate and a color phosphor substrate while sandwiching a liquid crystal material in between; and A second checking step for, when the selection control line via the second potential is supplied to all such second thin film transistor, the second inspection signal supplied to the second signal supply line. Simple illustration

本纸張尺度適财國國家標準(CNS) A4規格(210X297公釐) 577035 A7 B7 五、發明説明(μ ) 為了更瞭解本發明及其優點,請參考配合附圖說明的詳 細說明。 [圖1] 圖1顯示根據本發明一項具體實施例之液晶單元概要建構 的平面圖。[圖2] 圖2顯示根據具體實施例之液晶單[圖3] 圖3顯示根據具體實施例之第一檢查電路及第二檢查電路 之配置的概要圖。[圖4] 圖4顯示根據具體實施例之第一檢查電路之電路結構的概 要圖。 元之電路結構的概要圖 [圖5] 圖5顯示根據具體實施例之第二檢查電 要圖。 路結構的概 [圖6] 圖6顯示用於說明根據具體實施例之陣列檢查運作的圖式。 [圖7] 圖7顯示用於說明根據具體實施例之陣列檢查運作的另一 圖式。 [圖8] 圖8顯示用於說明根據具體實施例之陣列檢查運作的另 圖式。 18· 本纸張尺度適用中國國家標準(CNS) A4規格(210X297公釐) 577035 A7 B7This paper is a national standard (CNS) A4 size (210X297 mm) 577035 A7 B7 V. Description of the invention (μ) For a better understanding of the invention and its advantages, please refer to the detailed description accompanying the description of the drawings. [Fig. 1] Fig. 1 is a plan view showing a schematic construction of a liquid crystal cell according to a specific embodiment of the present invention. [Fig. 2] Fig. 2 shows a liquid crystal cell according to a specific embodiment. [Fig. 3] Fig. 3 shows a schematic diagram of a configuration of a first inspection circuit and a second inspection circuit according to a specific embodiment. [Fig. 4] Fig. 4 shows a schematic diagram of a circuit structure of a first inspection circuit according to a specific embodiment. A schematic diagram of the circuit structure of the element [FIG. 5] FIG. 5 shows a second inspection electrical diagram according to a specific embodiment. Overview of Road Structure [FIG. 6] FIG. 6 shows a diagram for explaining an array inspection operation according to a specific embodiment. [Fig. 7] Fig. 7 shows another diagram for explaining an array inspection operation according to a specific embodiment. [FIG. 8] FIG. 8 shows another diagram for explaining an array inspection operation according to a specific embodiment. 18 · This paper size applies to Chinese National Standard (CNS) A4 (210X297 mm) 577035 A7 B7

[圖9] 圖9顯示在具體實施例中陣列檢查使用之陣列測試器建構 的方塊圖。 [圖 10] 圖10顯示用於說明根據具體實施例之單元檢查運作的圖 式。 m in 圖π顯示用於說明根據具體實施例之單元檢查運作的另 一圖式。 [圖 12] 圖12顯示根據具體實施例之進行單元檢查時供應之信號 波形的圖式。 [圖 13] 圖13顯示根據具體實施例之檢查電路修改實例的概要圖。 [圖 14] 圖14顯示根據具體實施例之第一檢查電路中缺陷實例的 圖式。 較佳具體實施例之詳細說明 下文中將依據較佳具體實施例來說明本發明。 圖1顯示根據本發明一項具體實施例之液晶單元整體建構 的概要圖。在圖1中,參考數字丨標示液晶單元、參考數字2 標示TFT陣列基板及參考數字3標示以平行於TFT陣列基板2 方式配置的反面基板。雖然圖中未顯示,但是會在TFT陣列 基板2與反面基板3之間使用密封構件及密封樹脂填滿液晶 •19- 五、發明説明(16 ★ 日在液日日單元1上形成對準層、轉遞(transfer)和極 化膜等等,亚且使用介於基板間的間隔來固定基板之間的 間隙。在本具體實施例中,反面基板3是彩色滤光基板,用 於在其上形成RGB彩色濾光板。 對準層以面對面方式形成在兩個基板的各自面板上,以 便界定液晶的起始對準。密封構件被形成在顯示區域6的周 圍曰以便將兩個基板黏在一起,並且密封介於基板之間的 液曰曰。另外,密封樹脂被形成以密封先前提供之密封構件 中稱為液晶注入口的未成形地帶,這是在透過該液晶注入 將液a曰庄入基板之間之後執行。Μ隔是用於界定兩個基 板間之間隙的絕緣體,其被配備在其中一個基板上。形成 於顯不區域6外的轉遞與導電材料有關,用於將從TFT陣列 基板2之端子輸人的共同電極電位轉遞至反面基板]上的妓 同電極。極化膜分別形式在兩個疊層基板的外部面板上:、 極化膜被提供用於控制入射液晶單元丨的極化光。 在圖1中,參考數字4標示用於執行陣列檢查的第一檢查 電路,而參考數字5標示用於執行單元檢查的第二檢查電路 。第-檢查電路4及第二檢查電路5被形成在爪陣列基板〕 上。參考數字6標示在液晶單幻上實際執行顯示的顯示區 域。參考數字7標示顯示區域6的周圍區域.,其中合在周圍 區域連接用於將影像顯示信號輸入至顯示區域㈣驅動器 1C 〇 圖2顯示TFT陣列基板2之顯示區域6之電路結構的概要圖 。在圖2中’參考數字η標示以互相平行方式往某方向延伸 本紙張尺度適用中國國家標準(CNS) Α4規格(210X297公羡Τ -20- 577035 A7[Fig. 9] Fig. 9 is a block diagram showing the construction of an array tester used for array inspection in a specific embodiment. [Fig. 10] Fig. 10 shows a diagram for explaining a unit inspection operation according to a specific embodiment. The m in diagram π shows another diagram for explaining the unit inspection operation according to the specific embodiment. [Fig. 12] Fig. 12 is a diagram showing a waveform of a signal supplied when a unit inspection is performed according to a specific embodiment. [Fig. 13] Fig. 13 is a schematic diagram showing a modified example of the inspection circuit according to a specific embodiment. [Fig. 14] Fig. 14 is a diagram showing an example of a defect in a first inspection circuit according to a specific embodiment. Detailed Description of the Preferred Embodiments The present invention will be described below based on the preferred embodiments. FIG. 1 is a schematic diagram showing the overall construction of a liquid crystal cell according to a specific embodiment of the present invention. In FIG. 1, reference numeral 丨 indicates a liquid crystal cell, reference numeral 2 indicates a TFT array substrate, and reference numeral 3 indicates a reverse substrate arranged in a manner parallel to the TFT array substrate 2. Although not shown in the figure, the liquid crystal is filled with a sealing member and a sealing resin between the TFT array substrate 2 and the back substrate 3 • 19- V. Description of the invention (16 ★ An alignment layer is formed on the liquid-day-day unit 1 , Transfer, polarizing film, etc., and the space between the substrates is used to fix the gap between the substrates. In this specific embodiment, the reverse substrate 3 is a color filter substrate, An RGB color filter is formed thereon. An alignment layer is formed face-to-face on the respective panels of the two substrates to define the initial alignment of the liquid crystal. A sealing member is formed around the display area 6 so as to adhere the two substrates to each other. Together, and seals the liquid between the substrates. In addition, a sealing resin is formed to seal an unformed zone called a liquid crystal injection port in a previously provided sealing member, which is a process in which liquid is injected through the liquid crystal injection. It is executed after entering the substrate. The M spacer is an insulator used to define the gap between the two substrates, which is provided on one of the substrates. The transfer formed outside the display area 6 is related to conductive materials, The same electrode on the common substrate potential transferred from the terminals of the TFT array substrate 2 to the reverse substrate]. Polarizing films are separately provided on the outer panels of the two laminated substrates: It is used to control the polarized light incident on the liquid crystal cell. In FIG. 1, reference numeral 4 designates a first inspection circuit for performing an array inspection, and reference numeral 5 designates a second inspection circuit for performing a cell inspection. The circuit 4 and the second inspection circuit 5 are formed on the claw array substrate.] The reference numeral 6 indicates a display area where the display is actually performed on the liquid crystal display. The reference numeral 7 indicates a surrounding area of the display area 6. Among them, the surrounding area is combined. Connection for inputting the image display signal to the display area ㈣ driver 1C 〇 Figure 2 shows a schematic diagram of the circuit structure of the display area 6 of the TFT array substrate 2. In FIG. 2, the reference numeral η indicates a direction extending in parallel with each other This paper size applies to China National Standard (CNS) Α4 specification (210X297 public envy Τ-20- 577035 A7

五、發明説明(18 ) 並且會在下文中會說明,第一檢查電路4及第二檢查電路5 也包括當作選擇元件的非晶性矽型TFT。因此,藉由在光罩 上附加圖樣,就可在形成TFT 14時同時形成第一檢查電路4 及第二檢查電路5。另外,在形$TFT 14時,也可同時形成 第一檢查電路4及第二檢查電路5的佈線及檢查端子。結果 ,不需要用於形成第一檢查電路4及第二檢查電路5的額外 製程處理。雖然執行TFT陣列基板2製程處理係利用沈積處 理及使用光阻的蝕刻處理,但是由於這些製程處理是公開 的已知技藝,所以本份說明書中不提供其詳細說明。 接著,將參考圖3至5以說明第一檢查電路4及第二檢查電 路5。圖3顯示在TFT陣列基板2上配置第一檢查電路*及第二 檢查電路5的圖式。請注意,製圖只描繪電路的局部建構, 亚且為了便於說明,製圖不描繪電路的整個建構。如圖3所 示,沿著顯示區域6的周圍分別形成第一檢查電路4及第二 檢查電路5。第一檢查電路4被連接至資料信號線路^,用 於在進行陣列檢查及單元檢查時,供應㈣資料信號線路 12的檢查信號。第二檢查電路5被連接至掃描信號線路η, 用於在進行陣列檢查及單元檢查時,供應有關掃描信號線 路11的檢查信號。依據第一檢查電路4及第二檢查電路5控 制,將這些檢查信號供應至顯示區域6内的任意像素Η。工 圖4顯示第一檢查電路4略圖的電路圖,而圖5顯示第二檢 查電路5略圖的電路圖。首先,參考圖4以說明有關第 查電路4的建構。 如圖4所示,第一檢查電路4係由位於製圖中虛線上方的 本紙張尺度it财國國家標準(CNS) A4規格(210X297公爱) •22- :::路部件4a及位於製圖中虛線下方的第二電路部㈣ 第-電路部件4a包括:_陣列檢查端子21 ;第_控 線22 ;第一控制信號輸入端子24a至24f,其連接至第一控 制佈線22的各自線路,·以及第—選擇it件23d23f ,其^ 電極分別被連接至第一控制佈線22。 /、 關於第-電路部件4a,在陣列檢查端子21與複數條(在本 具體實施例中為6條)資料信號線路12之間連接相對應於各 自貧料信號線路12a至12f的第一選擇元件23&至23£。換言之 第選擇元件23a至23f的源電極(或汲電極)被連接至從陣 列檢查端子21延伸的第一信號供應佈線21a ,而第一選擇元 件23a至23f的汲電極(或源電極)被連接至各自資料信號線路 12a至12f。第一選擇元件23a至23f的閘電極被連接至第一控 制佈線22。確切而言,第一選擇元件23a的閘電極被連接至 第一控制佈線22中連接第一控制信號輸入端子24a的位置; 第一選擇元件23b的閘電極被連接至第一控制佈線22中連接 第一控制信號輸入端子24b的位置;第一選擇元件23c的閘 電極被連接至第一控制佈線22中連接第一控制信號輸入端 子24c的位置;以及第一選擇元件23d等等的閘電極同樣被 連接至第一控制佈線22。因此,藉由從第一控制信號輸入 端子24a至24f分別輸入的控制信號,控制開啟或關閉第一 選擇元件23a至23f。最後,按照從第一控制信號輸入端子 24a至24f輸入的控制信號,將從陣列檢查端子21輸入的檢 查信號輸入至資料信號線路12a至12f。 -23- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐) 577035 A7 ------------ - B7 五、發明説明(20 ) "觸------ _ 一 =路部件4b包括··電位供應佈線25;電位輸入端子 其分別連接至電位供應佈線25 ;第二控制佈線 一,一空制信號輸入端子29a至29f,其分別被連接至第 、 乂及弟一選擇疋件27a至27f ,其閘電極分 別被連接至第二控制佈線28。 在第,電路部件4b中,電位輸入端子26a至26f分別被連接 至當作第二信號供應佈線之電位供應佈線25的導線。另外 ,連接至電位輸入端子26a之電位供應佈線乃部位被連接至 第二選擇元件27a的源電極(或汲電極);連接至電位輸入端 子26b之電位供應佈線25部位被連接至第二選擇元件27匕的 源電極(或汲電極);連接至電位輸入端子26c之電位供應佈 線25部位被連接至第二選擇元件27c的源電極(或汲電極); 以及第二選擇元件27d等等同樣被連接至電位輸入端子 等等。同時,第二選擇元件27a至27f的汲電極(或源電極)分 別連接至資料信號線路12a至12f,而資料信號線路12&至 分別連接至第一選擇元件23a至23f。另外,第二選擇元件 27a至27f的閘電極被連接第二控制佈線28,而至第二控制 信號輸入端子29a至29f分別被連接第二控制佈線28。 由於第一電路部件4b包括如上文所述的建構,所以會藉 由從第二控制信號輸入端子29a至29f分別輸入的控制信號 ,控制開啟或關閉第二選擇元件27a至27f。最後,經由從 第二控制信號輸入端子29a至29f輸入的控制信號所控制的 第二選擇元件27a至27f,將從電位輸入端子26a至26f輸入的 t 5虎電位供應至各自資料信號線路12a至12卜因此,就單 -24- 本纸張尺度適用中國國家標準(CNS) A4規格(210X297公爱) 577035 A75. Description of the Invention (18) As will be described later, the first inspection circuit 4 and the second inspection circuit 5 also include amorphous silicon-type TFTs as selection elements. Therefore, by adding a pattern to the mask, the first inspection circuit 4 and the second inspection circuit 5 can be formed at the same time when the TFT 14 is formed. In addition, when the $ TFT 14 is formed, the wirings and the inspection terminals of the first inspection circuit 4 and the second inspection circuit 5 may be formed at the same time. As a result, no additional processing is required for forming the first inspection circuit 4 and the second inspection circuit 5. Although the TFT array substrate 2 process is performed using a deposition process and an etching process using a photoresist, since these process processes are publicly known techniques, detailed descriptions thereof are not provided in this specification. Next, the first inspection circuit 4 and the second inspection circuit 5 will be described with reference to Figs. 3 to 5. FIG. 3 shows a diagram in which a first inspection circuit * and a second inspection circuit 5 are arranged on the TFT array substrate 2. Please note that the drawing only depicts a partial construction of the circuit, and for ease of illustration, the drawing does not depict the entire construction of the circuit. As shown in FIG. 3, a first inspection circuit 4 and a second inspection circuit 5 are formed along the periphery of the display area 6, respectively. The first inspection circuit 4 is connected to the data signal line ^ and is used to supply an inspection signal of the data signal line 12 when performing array inspection and unit inspection. The second inspection circuit 5 is connected to the scanning signal line η and is used to supply an inspection signal regarding the scanning signal line 11 when performing array inspection and cell inspection. These inspection signals are supplied to arbitrary pixels 内 in the display area 6 under the control of the first inspection circuit 4 and the second inspection circuit 5. Fig. 4 shows a schematic circuit diagram of the first inspection circuit 4, and Fig. 5 shows a schematic circuit diagram of the second inspection circuit 5. First, referring to Fig. 4, the construction of the search circuit 4 will be explained. As shown in FIG. 4, the first inspection circuit 4 is a paper standard located on the paper line above the dotted line in the national standard (CNS) A4 specification (210X297). • 22- ::: Road part 4a and located in the drawing The second circuit section below the dotted line ㈣-circuit component 4a includes: _array inspection terminal 21; _th control line 22; first control signal input terminals 24a to 24f, which are connected to respective lines of the first control wiring 22, · And the first-selection it piece 23d23f, whose ^ electrodes are connected to the first control wiring 22, respectively. /. Regarding the first circuit component 4a, the first choice corresponding to the respective lean signal lines 12a to 12f is connected between the array inspection terminal 21 and a plurality of (in this specific embodiment) data signal lines 12 Components 23 & to £ 23. In other words, the source electrodes (or drain electrodes) of the first selection elements 23a to 23f are connected to the first signal supply wiring 21a extending from the array inspection terminal 21, and the drain electrodes (or source electrodes) of the first selection elements 23a to 23f are connected To the respective data signal lines 12a to 12f. The gate electrodes of the first selection elements 23a to 23f are connected to the first control wiring 22. Specifically, the gate electrode of the first selection element 23 a is connected to the position in the first control wiring 22 where the first control signal input terminal 24 a is connected; the gate electrode of the first selection element 23 b is connected to the first control wiring 22. The position of the first control signal input terminal 24b; the gate electrode of the first selection element 23c is connected to the position of the first control wiring 22 where the first control signal input terminal 24c is connected; and the gate electrode of the first selection element 23d and the like It is connected to the first control wiring 22. Therefore, the first selection elements 23a to 23f are controlled to be turned on or off by the control signals respectively input from the first control signal input terminals 24a to 24f. Finally, the inspection signals input from the array inspection terminal 21 are input to the data signal lines 12a to 12f in accordance with the control signals input from the first control signal input terminals 24a to 24f. -23- The size of this paper is applicable to China National Standard (CNS) A4 (210 X 297 mm) 577035 A7 -------------B7 V. Description of Invention (20) " Touch- ---- _ 1 = The circuit component 4b includes the potential supply wiring 25; the potential input terminals are connected to the potential supply wiring 25 respectively; the second control wiring 1, a free-running signal input terminal 29a to 29f, which are respectively connected to The first, second, and first selection members 27a to 27f have their gate electrodes connected to the second control wiring 28, respectively. In the first circuit part 4b, the potential input terminals 26a to 26f are connected to the leads of the potential supply wiring 25 serving as the second signal supply wiring, respectively. In addition, the potential supply wiring connected to the potential input terminal 26a is connected to the source electrode (or the drain electrode) of the second selection element 27a; the potential supply wiring 25 connected to the potential input terminal 26b is connected to the second selection element. The source electrode (or drain electrode) of the 27 kn; the potential supply wiring 25 connected to the potential input terminal 26c is connected to the source electrode (or the drain electrode) of the second selection element 27c; and the second selection element 27d and the like are also Connect to potential input terminals and so on. Meanwhile, the drain electrodes (or source electrodes) of the second selection elements 27a to 27f are connected to the data signal lines 12a to 12f, respectively, and the data signal lines 12 & to are connected to the first selection elements 23a to 23f, respectively. In addition, the gate electrodes of the second selection elements 27a to 27f are connected to the second control wiring 28, and the second control signal input terminals 29a to 29f are connected to the second control wiring 28, respectively. Since the first circuit part 4b includes the construction as described above, the second selection elements 27a to 27f are controlled to be turned on or off by the control signals input from the second control signal input terminals 29a to 29f, respectively. Finally, the second selection elements 27a to 27f controlled by the control signals input from the second control signal input terminals 29a to 29f supply the t 5 tiger potentials input from the potential input terminals 26a to 26f to the respective data signal lines 12a to 12 Bu Therefore, on the single -24- This paper size applies the Chinese National Standard (CNS) A4 specification (210X297 public love) 577035 A7

577035 五、發明説明(22 ) 同樣如上文所述,指定數量的第二選擇元件27應被連接至 共同第二控制佈線28。 接下來,將參考圖5以說明有關第二檢查電路5的建構❹ 如圖5所示,第二檢查電路5係由位於製圖中虛線上方的 第一電路部件5a及位於製圖中虛線下方的第二電路部件% 所組成。 第-=路部件5a包括:一陣列檢查端子31 ;第_控制佈 線32 ;第一控制信號輸入端子34a至34f ,其連接至第一控 制佈線32的各自線路;以及第一選擇元件33a至,其閘 電極分別被連接至第一控制佈線32。 關於第一電路部件5a,在陣列檢查端子3丨與複數條(在本 具體實施例中為6條)掃描信號線路丨丨之間連接相對應於各 自掃描信號線路11的第一選擇元件33&至33{^。換言之,第 k擇元件33a至33f的源電極(或沒電極)被連接至從陣列檢 查端子31 ,而第一選擇元件33&至3玎的汲電極(或源電極)被 連接至各自掃描信號線路lla至nf。第一選擇元件33a至33f 的閘電極被連接至第一控制佈線32。確切而言,第一選擇 70件33a的閘電極被連接至第一控制佈線32中連接第一控制 信號輸入端子34a的位置;第一選擇元件33b的閘電極被連 接至第一控制佈線32中連接第一控制信號輸入端子3仆的位 置,第一選擇元件33c的閘電極被連接至第一控制佈線32中 連接第一控制信號輸入端子3軋的位置;以及第一選擇元件 33d等等的閘電極同樣被連接至第一控制佈線32。因此,藉 由攸第控制#號輸入端子34a至34f分別輸入的控制信號 本紙張尺Μ财㈣家標準(_ M規格(鄭挪公爱) •26· 五、發明説明(23 ,控 第一 列檢 Ilf。 制開啟或關閉第一選擇元件33a至33f。最後,按昭從 ㈣信號輸人端子34a至34f輸人的控制信號,將從陣 查端子3 1輸入的檢查信號輸入至掃描信號線路1 la至 第二電路部件5b包括··電位供應佈線35;電位輸入端子 36a至36f,其分別連接至電位供應佈線35 ;第二控制佈線 38 ;第二控制信號輸入端子39a至39f,其分別被連接至第 二控制佈線38 ;以及第二選擇元件3〜至3歼,其閘電極分 別被連接至第二控制佈線38。 在第二電路部件5b中,電位輸入端子36a至36b分別被連 接至電位供應佈線35的導線。另彳,連接至電位輸入端子 36a之電位供應佈線35部位被連接至第二選擇元件3乃 和37e的源電極(或汲電極);以及連接至電位輸入端子刊七之 電位供應佈線35部位被連接至第二選擇元件37b、37d*37f 的源電極(或汲電極)。同時,第二選擇元件37a至37f的汲電 極(或源電極)分別連接至掃描信號線路丨u至丨lf,而掃描信 號線路11a至Ilf分別連接至第一選擇元件33a至33f。另外, 第二選擇元件37&至37£的閘電極被連接第二控制佈線“, 而至第二控制信號輸入端子39a至39f分別被連接第二控制 佈線3 8。 由於第二電路部件5b包括如上文所述的建構,所以會藉 由從第二控制信號輸入端子39&至39f分別輸入的控制信號 ’控制開啟或關閉第二選擇元件37&至37f。最後,經由從 第二控制信號輸入端子39a至39f輸入的控制信號所控制的 本紙張尺度適财g B家標準(CNS) A4規格(21〇: 297公釐) -27- 五、發明説明(24 ) 第二選擇元件37a至37f,將從電位輸入端子36&至3615輸入的 電位供應至各自掃描信號線路丨la至丨lf。因此,會按昭供 應至掃描信號線路Ua至Uf的電位,相對應於資料传. 路Ua至Uf的各自像素13照著執行顯示。 、。 接著,說明藉由使用如上文所述之第一檢查電路4及第二 松查電路5進行之陣列檢查及單元檢查的具體運作。 首先,將參考圖6到8來說明陣列檢查。在陣列檢查中, 只在指定時間週期期間,才會將指定電位連續寫入^形式 於TFT陣列基板2上的每個像素13。之後,在指定時間週期 期間内保留電荷,然後讀取相對應像素13。判斷所讀取的 值是否是相對應像素13的正常值。這個電位被供應至資料 信號線路12a至12f。於是,在陣列檢查中,需要以獨立方 式將電位供應至各自資料信號線路1 2a至丨2f,及供應至各 自掃描信號線路11 a至11 f。 圖ό顯示在第一檢查電路4中,將所要寫入之電位供應至 資料彳5號線路12a的運作。當作第一檢查信號的指定電位被 供應至陣列檢查端子2 1。在圖6中,使用粗線標示供應電位 的狀態。在此情況下,會將選擇電位供應至連接第一控制 信號輸入端子24a的第一控制佈線22部位,所以在第一選擇 元件23a至23f之中,連接至資料信號線路12a的第一選擇元 件23a被開啟。將非選擇電位供應至除第一選擇元件23&外 的第一選擇元件23b至23f。在此情況下,為了封鎖相對應 於第一選擇元件23a的第二選擇元件27a,即,連接至資料 信號線路12a的第二選擇元件27a,會將非選擇電位供應至 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公嫠) -28- 577035 A7577035 V. Description of the invention (22) Also as described above, the specified number of second selection elements 27 should be connected to the common second control wiring 28. Next, the construction of the second inspection circuit 5 will be described with reference to FIG. 5. As shown in FIG. 5, the second inspection circuit 5 is composed of a first circuit component 5 a above the dotted line in the drawing and a first circuit component 5 a below the dotted line in the drawing. Composition of two circuit components. The-= way component 5a includes: an array inspection terminal 31; a _ control wiring 32; first control signal input terminals 34a to 34f connected to respective lines of the first control wiring 32; and first selection elements 33a to, The gate electrodes are connected to the first control wirings 32, respectively. Regarding the first circuit component 5a, a first selection element 33 & corresponding to the respective scanning signal line 11 is connected between the array inspection terminal 3 and a plurality of (six in this embodiment) scanning signal lines 丨 丨. To 33 {^. In other words, the source electrodes (or no electrodes) of the k-th selection elements 33a to 33f are connected to the slave array inspection terminal 31, and the drain electrodes (or source electrodes) of the first selection elements 33 & to 3 玎 are connected to the respective scan signals Lines lla to nf. The gate electrodes of the first selection elements 33 a to 33 f are connected to the first control wiring 32. Specifically, the gate electrode of the first selection 70 piece 33a is connected to the position of the first control wiring 32 connected to the first control signal input terminal 34a; the gate electrode of the first selection element 33b is connected to the first control wiring 32 The position where the first control signal input terminal 3 is connected, the gate electrode of the first selection element 33c is connected to the position where the first control signal input terminal 3 is connected in the first control wiring 32; and the first selection element 33d, etc. The gate electrode is also connected to the first control wiring 32. Therefore, the control signals input through the input terminals 34a to 34f of Yordi Control # are the paper size standard (_ M specification (Zheng Nuo Ai)) • 26. V. Description of the invention (23, Control first Check Ilf. Turn on or off the first selection elements 33a to 33f. Finally, press the control signal input terminal 34a to 34f to input the control signal, and input the inspection signal input from the scan terminal 31 to the scan signal. The lines 11a to the second circuit part 5b include a potential supply wiring 35; potential input terminals 36a to 36f, which are respectively connected to the potential supply wiring 35; a second control wiring 38; and a second control signal input terminal 39a to 39f, which Are connected to the second control wiring 38 respectively; and the gate electrodes of the second selection elements 3 to 3 are connected to the second control wiring 38 respectively. In the second circuit part 5b, the potential input terminals 36a to 36b are respectively connected to A lead connected to the potential supply wiring 35. In addition, a portion of the potential supply wiring 35 connected to the potential input terminal 36a is connected to a source electrode (or a drain electrode) of the second selection elements 3 and 37e; and connected to the potential input terminal. The part of the potential supply wiring 35 of issue seven is connected to the source electrodes (or drain electrodes) of the second selection elements 37b, 37d * 37f. At the same time, the drain electrodes (or source electrodes) of the second selection elements 37a to 37f are connected to the scanning electrodes, respectively. The signal lines 丨 u to lf, and the scanning signal lines 11a to 11f are connected to the first selection elements 33a to 33f, respectively. In addition, the gate electrodes of the second selection elements 37 & to 37 £ are connected to the second control wiring ", and to The second control signal input terminals 39a to 39f are connected to the second control wiring 38, respectively. Since the second circuit part 5b includes the structure as described above, it is inputted from the second control signal input terminals 39 & to 39f, respectively. The control signal 'controls the second selection element 37 & to 37f on or off. Finally, the paper size is controlled by the control signal input from the second control signal input terminals 39a to 39f. B Family Standard (CNS) A4 Specifications (21〇: 297 mm) -27- V. Description of the invention (24) The second selection elements 37a to 37f supply the potentials input from the potential input terminals 36 & to 3615 to the respective scanning signal lines 丨 la Lf. Therefore, the potentials supplied to the scanning signal lines Ua to Uf will be displayed according to the respective pixels 13 of the channels Ua to Uf according to the data transmission. Next, the description will be made by using as described above. The specific operation of the array inspection and the unit inspection performed by the first inspection circuit 4 and the second loose inspection circuit 5. First, the array inspection will be described with reference to FIGS. 6 to 8. In the array inspection, only during a specified time period, The specified potential will be continuously written into each pixel 13 on the TFT array substrate 2. After that, the charge is retained for a specified period of time, and then the corresponding pixel 13 is read. It is judged whether the read value is a normal value of the corresponding pixel 13. This potential is supplied to the data signal lines 12a to 12f. Therefore, in the array inspection, it is necessary to supply potentials to the respective data signal lines 12a to 2f and to the respective self-scanning signal lines 11a to 11f in an independent manner. Fig. 6 shows the operation of supplying the potential to be written to the data # 5 line 12a in the first inspection circuit 4. The specified potential as the first inspection signal is supplied to the array inspection terminal 2 1. In Fig. 6, the state of the supply potential is indicated by a thick line. In this case, the selection potential is supplied to the first control wiring 22 portion connected to the first control signal input terminal 24a, so among the first selection elements 23a to 23f, the first selection element connected to the data signal line 12a 23a is turned on. The non-selection potential is supplied to the first selection elements 23b to 23f other than the first selection element 23 &. In this case, in order to block the second selection element 27a corresponding to the first selection element 23a, that is, the second selection element 27a connected to the data signal line 12a, the non-selection potential is supplied to the paper standard applicable to the country of China Standard (CNS) A4 size (210X297 male) -28- 577035 A7

五、發明説明(26 ) 從陣列檢查端子21供應至指定數量之資料信號線路12a至 12f的任一資料信號線路。同時,第二檢查電路$包括用於 選擇性供應一共同檢查信號的電路,其中會將該共同檢查 信號從陣列檢查端子31供應至指定數量之掃描信號線路丨u 至11 f的任一掃描信號線路。 如上文所述,藉由第一檢查電路4將指定電位供應至資料 #號線路12a,藉由第二檢查電路5將指定電位供應至掃描 信號線路11a ^然後,如圖8所示,藉由資料信號線路12a及 掃描信號線路11a指定的像素13變成作用中狀態。在圖8中 ,作用中像素13被塗上黑色。陣列檢查連續啟動像素丨3 , 將指定電位寫入像素中,並且讀取電荷。以下列將說明其 具體實例。 圖9顯示用於寫入及讀取電位之測試器4〇的電路建構。在 圖9中,測試器40包括:一整合器(integrat〇r),其具有一重 置開關(Reset-SW)及一電容器(C); 一開關(sw-1);以及一 電源(Vd)。關於測試器40,位於開關(SW-1)側上的寫入端 被認為連接至第一檢查電路4的陣列檢查端子21 ,而另一寫 入端被認為連接至AD轉換器(ADC)。 首先’重置開關(Reset-SW)被連接以重置整合器。在此情 況下,電容器(C)被充電。接著,開關(sw-1)被連接至電源 (Vd),藉此經由陣列檢查端子21將電位¥(1供應至資料信號 線路12a。此時,選擇電位(Vgh)被供應至掃描信號線路na ’藉此使用Vd充電像素13的輔助電容器(Cs)18。然後,將 保留電位(VgL)供應至掃描信號線路丨丨a ^之後,將開關 •30- 五、發明説明(27 ) (SW-1)連接至整合器之後,資料信號線路⑵的電位被設定 成接地(GND)位準。接著,重置開關(Reset -SW)被釋放。並 且,當將選擇電位(Vgh)再次供應至掃描信號線路1 la時, 健存3素u之輔助電容器(Cs)18中的電荷被轉遞至整合器 的電合益(C) 配合前面的說明,降低整合器的輸出電位。 然後,將VgL再次供應至掃描信號線路Ua。在指定時間週 ^後’整合器的輸出電位被取樣及保持,並且使用AD轉 ^(ADC)將之轉換成數位值。進而從該值判斷像素的數 —當關於藉由掃描信號線路! ! a與藉由f料信號線路】2 a指 定之像素13的檢查及測量完成後,連續執行關於藉由盆他 ,描信號線路llb等等與藉由其他資料信號線路⑵等等指 定之像素13的檢查及測量。完成陣列檢查後,第-電路部 件4认第-電路部件5&變成多餘。因此,完成陣列檢查後 ,可藉由沿著圖4及圖5標示的虛線來切割以去除第一電路 部件4a及第-電路部件53。當然',也可保電路部件 4"及第—電路部件5a。就保留第—電路部件4a及第-電路 部件5a而言’會對抓陣列基板2進行液晶單元i製程,以在 其上形成保留第-電路部件如和5a及第二電路部件朴和外 。以下概要說明這項製程。首先,TFT陣列基板2及反面基 板3被疊層’同時將液晶材料夾在中間,皆知,密封構 件係用於疊層處理。當獲得液晶單元旧,會藉由使用第二 電路部件4b和55來執行單元檢查。接下來,將說明根據本 具體實施例的單元檢查’即’關於影像品質檢查的具體内 577035 A7 -----B7 五、發明説明~~ -- 容。 將說明根據本具體實施例的液晶單元i影像品質檢查方法 。在本具體實施例中,發表以黃色顯示整個螢幕的實例。 如圖10所不,在第一檢查電路4中,標示為D(卜i)至D㈣)的 第二檢查信號(電位)分別被供應至資料信號線路心至以。 D(j+1)和D(j+4)是供應至紅色⑻像素13的電位· d和 D(j + 5)是供應至綠色(G)像素13的電位;以及D(j + 3)和D(j + 6) 疋供應至藍色(B)像素13的電位。即,將不同的檢查信號供 應至鄰接的資料信號線路12。分別從電位輸入端子26&至 26f供應此類電位。作為供應至資料信號線路12&至i2f之電 位〇(卜1)至〇(卜6)的必要條件,將選擇電位供應至第二控 制信號輸入端子29a至29f,藉此開啟第二選擇元件27a至 27f 〇 如圖11所不,在第二檢查電路5中,標示為G(k+1)至 G(k+6)的檢查信號分別被供應至掃描信號線路na至uf。作 為供應至掃描信號線路1 i a至丨丨f之檢查信號G(k+丨)至G(k+6) 的必要條件,將選擇電位供應至第二控制信號輸入端子39a 至39f’猎此開啟第二選擇元件37a至37f。 圖12顯示本具體實施例中供應至第一檢查電路4及第二檢 查電路5之檢查驅動波形的實例。這些實例呈現藉由像素反 相(圖反相)驅動,以黃色顯示整個螢幕的案例圖12只有顯示 要供應檢查^號的部份。事實上,會將完全相同於製圖所 示之^號的信號持續輸入至液晶單元1。在圖12中,橫軸標 示時間軸。時間範圍T(l)、T(2)及T(3)皆表示一個圖框 -32- 本纸張尺度適用中國國家標準(CNS) Α4規格(210X297公釐) 五、發明説明(29 ) (frame)的時間週期,而時間範圍丁(1)與時間範圍之严、 j異為,信號D(j+1)和D(j + 6)的相位互相相反。雖然的 範圍T⑴與T(2)-起設定為-個循環,但是只要顯示檢Z 面,就會將這些信號重複且持續輸入至液晶單元丨。—息 其他驅動實例包括列反相驅動、行反相驅動等等。夢 修改輸入信號㈣,就可很容易収這些必要驅動方^由 另外,藉由提供輸入信號電壓變量,就可實行任意層次顯 不。此外,由於本實例中可獨立輸入R、〇和3信號,二 可貫行任意色彩顯示。 在圖12中,當將檢查信號G(k+i)和G(k+2)供應至掃描信號 線路11a和lib時,按照時間週期的分時處理,在時間範圍U τ(υ時,將供應至電位輸入端子26a至26d的檢查信號電位 D(j + 1)至D(j+4)提供給相對應於各自資料信號線路12/至1 的像素13。之後,將檢查信號電位保留一段期間,直到在 時間耗圍T(2)將檢查信號G(k+!)和G(k+2)被供應至掃描信號 線路11a至11b。如圖12所示,在時間範圍τ(2)提供之電位波 形的極性分別反相於在時間範圍τ(1)提供之電位波形的極 性:同時,在時間範圍Τ(3)提供之電位的極性相同於在時 間範圍丁( 1)提供之電位的極性。 、如圖12所示,由於D(j + 1)'D(j+2)和D(j+4)的振幅小,所 、相對應於R和G的像素13呈現明亮顯示。由於〇(卜3)的振 幅;^,所以相對應於B的像素13呈現黑暗顯示。因此,會使 用單色的黃色來顯示整個顯示區域6。 在進行液晶單元1的單元檢查時,藉由採用如上文所述的 本紙張尺度时料297_ -33- 5770355. Description of the invention (26) Any one of the data signal lines 12a to 12f supplied from the array inspection terminal 21 to a specified number of data signal lines. At the same time, the second inspection circuit $ includes a circuit for selectively supplying a common inspection signal, wherein the common inspection signal is supplied from the array inspection terminal 31 to any one of the scanning signals of a specified number of scanning signal lines u to 11 f line. As described above, the designated potential is supplied to the data #line 12a by the first inspection circuit 4, and the designated potential is supplied to the scanning signal line 11a by the second inspection circuit 5. Then, as shown in FIG. 8, by The pixel 13 designated by the data signal line 12a and the scan signal line 11a becomes active. In FIG. 8, the active pixel 13 is painted black. The array check continuously activates the pixel 3, writes the specified potential into the pixel, and reads the charge. Specific examples will be described below. FIG. 9 shows a circuit configuration of the tester 40 for writing and reading potentials. In FIG. 9, the tester 40 includes: an integrator, which has a reset switch (Reset-SW) and a capacitor (C); a switch (sw-1); and a power source (Vd ). Regarding the tester 40, the write terminal on the switch (SW-1) side is considered to be connected to the array check terminal 21 of the first check circuit 4, and the other write terminal is considered to be connected to the AD converter (ADC). First, a 'Reset-SW' is connected to reset the integrator. In this case, the capacitor (C) is charged. Then, the switch (sw-1) is connected to the power source (Vd), whereby the potential ¥ (1 is supplied to the data signal line 12a via the array inspection terminal 21. At this time, the selection potential (Vgh) is supplied to the scanning signal line na 'As a result, the auxiliary capacitor (Cs) 18 of the pixel 13 is charged with Vd. Then, a retention potential (VgL) is supplied to the scanning signal line 丨 a ^, and then the switch • 30- V. Description of the invention (27) (SW- 1) After connecting to the integrator, the potential of the data signal line ⑵ is set to the GND level. Then, the reset switch (Reset -SW) is released. When the selection potential (Vgh) is supplied to the scan again When the signal line is 1 la, the charge in the auxiliary capacitor (Cs) 18 of the Jiansu 3 element u is transferred to the synergy of the integrator (C). In accordance with the previous description, the output potential of the integrator is reduced. Then, VgL It is supplied to the scanning signal line Ua again. After a specified period of time, the output potential of the integrator is sampled and held, and it is converted to a digital value using AD conversion (ADC). Then the number of pixels is judged from this value-when About scanning the signal line !! a and borrow f material signal line] 2 a After the inspection and measurement of the specified pixel 13 is completed, the inspection and measurement of the pixel 13 specified by the other, the signal line 11b, etc. and the other data signal lines ⑵, etc. are continuously performed. After the array inspection is completed, the -circuit component 4 recognizes the -circuit component 5 & becomes redundant. Therefore, after the array inspection is completed, the first circuit component 4a can be removed by cutting along the dotted lines shown in Figs. 4 and 5. And the first circuit component 53. Of course, the circuit component 4 " and the first circuit component 5a can also be guaranteed. As far as the first circuit component 4a and the first circuit component 5a are retained, the liquid crystal cell i will be held on the array substrate 2. Process to form the first circuit component such as and 5a and the second circuit component Pak Wo Wai. The following outlines this process. First, the TFT array substrate 2 and the reverse substrate 3 are laminated, while the liquid crystal material is sandwiched. In the middle, it is known that the sealing member is used for the lamination process. When the liquid crystal cell is obtained, the cell inspection is performed by using the second circuit parts 4b and 55. Next, a description will be given of a method according to the present embodiment. Meta inspection 'that is' specific to image quality inspection 577035 A7 ----- B7 V. Description of the invention ~~-Contents. The image quality inspection method of the liquid crystal cell i according to this embodiment will be described. The specific implementation In the example, an example is shown in which the entire screen is displayed in yellow. As shown in FIG. 10, in the first inspection circuit 4, the second inspection signals (potentials) labeled D (Bui to D㈣) are respectively supplied to the data signals. The heart of the line. D (j + 1) and D (j + 4) are potentials supplied to the red ⑻ pixel 13 · d and D (j + 5) are potentials supplied to the green (G) pixel 13; and D (j + 3) And D (j + 6) 疋 are supplied to the potential of the blue (B) pixel 13. That is, different inspection signals are supplied to the adjacent data signal line 12. Such potentials are supplied from the potential input terminals 26 & 26f, respectively. As a necessary condition for supplying the potentials 0 (b1) to 0 (b6) to the data signal line 12 & to i2f, the selection potential is supplied to the second control signal input terminals 29a to 29f, thereby turning on the second selection element 27a As shown in FIG. 11 to 27f, in the second inspection circuit 5, inspection signals labeled G (k + 1) to G (k + 6) are supplied to the scanning signal lines na to uf, respectively. As a necessary condition for the inspection signals G (k + 丨) to G (k + 6) supplied to the scanning signal lines 1 ia to 丨 丨 f, a selection potential is supplied to the second control signal input terminals 39a to 39f. Two selection elements 37a to 37f. Fig. 12 shows an example of the inspection driving waveforms supplied to the first inspection circuit 4 and the second inspection circuit 5 in this embodiment. These examples show cases driven by pixel inversion (inverted picture), showing the entire screen in yellow. Figure 12 shows only the part to be supplied with a check mark. In fact, a signal exactly the same as ^ shown in the drawing is continuously input to the liquid crystal cell 1. In Fig. 12, the horizontal axis indicates the time axis. The time ranges T (l), T (2), and T (3) all indicate a frame -32- The paper size is applicable to the Chinese National Standard (CNS) A4 specification (210X297 mm) V. Description of the invention (29) ( frame), and the time range D (1) is different from the strictness and j of the time range, and the phases of the signals D (j + 1) and D (j + 6) are opposite to each other. Although the ranges T⑴ and T (2) are set to one cycle at a time, as long as the Z-plane is displayed, these signals will be repeatedly and continuously input to the LCD unit. -Other driving examples include column inversion driving, row inversion driving, and so on. If you modify the input signal, you can easily receive these necessary drivers. In addition, by providing the input signal voltage variable, you can implement any level of display. In addition, since R, 0, and 3 signals can be input independently in this example, two colors can be displayed continuously. In FIG. 12, when the inspection signals G (k + i) and G (k + 2) are supplied to the scanning signal lines 11a and lib, the time-sharing processing is performed according to the time period. In the time range U τ (υ, the The inspection signal potentials D (j + 1) to D (j + 4) supplied to the potential input terminals 26a to 26d are supplied to the pixels 13 corresponding to the respective data signal lines 12 / to 1. After that, the inspection signal potential is retained for a period During this time, the inspection signals G (k +!) And G (k + 2) are supplied to the scanning signal lines 11a to 11b until the time period T (2). As shown in FIG. 12, it is provided in the time range τ (2) The polarity of the potential waveform is inversely opposite to the polarity of the potential waveform provided in the time range τ (1): At the same time, the polarity of the potential provided in the time range T (3) is the same as that of the potential provided in the time range D (1). As shown in FIG. 12, since D (j + 1) 'D (j + 2) and D (j + 4) have small amplitudes, the pixels 13 corresponding to R and G appear bright. Because 〇 (Bu 3); ^, so the pixel 13 corresponding to B appears dark display. Therefore, the entire display area 6 will be displayed using monochrome yellow. Check, by using the time-scale of the present paper material as described above 297_ -33-577035

方法,可使用非常少量信號輸入端子來顯示檢查所需的顯 示圖樣,因此可達成穩定且低成本檢查。 執行如上文所述的單元檢查之後,驅動器IC及用於產生 要輸入至驅動器ic之控制信號的驅動電路被連接至液晶單 元1,並且裝上背光和機械組件,以此方式完成液晶模組。 在驅動最後成品時,會關閉用於檢查的TFT,即,第一選擇 元件23a至23f和33a至33f,及第二選擇元件27a至27f和37a 至37。前述的目的是為了安全分開進行檢查時繫結輸入。 在本具體貫施例中’如圖13所示,還可在第一選擇元件 23a至23f與電位供應佈線25之間分別配置驅動器IC連接墊 50。在此情況下,去除第一電路部件乜。儘管前述說明, 在本具體實施例中,包含第一電路部件乜的第一檢查電路4 及第一檢查電路5可被保留直到成品。在此情況下,驅動器 1C連接墊50被配置在第一控制佈線22外。 如上文所述,由於本具體實施例包括如上文所述建構的 檢查電路,所以可將陣列檢查及單元檢查所需的信號輸入 至液晶單元1,而不需要使用多稍探針,藉此使高效率檢查 變成可行。此外,由於根據本具體實施例的第一檢查電路4 及第一檢查電路5將用於陣列檢查的電路及用於單元檢查的 電路整合在一起’所以可縮小這些電路佔用TFT陣列基板2 的面積。就獨立提供陣列檢查電路及單元檢查電路而言, 總共需要3列選擇元件群組,即,供陣列檢查電路使用的2 列選擇元件群組’及供單元檢查電路使用的1列選擇元件群 組。但是’根據本具體實施例,用於陣列檢查及單元檢查 -34·In this method, a very small number of signal input terminals can be used to display a display pattern required for inspection, so that stable and low-cost inspection can be achieved. After performing the unit inspection as described above, the driver IC and the driving circuit for generating a control signal to be input to the driver ic are connected to the liquid crystal unit 1, and the backlight and mechanical components are mounted to complete the liquid crystal module in this manner. When driving the final product, the TFTs for inspection are turned off, that is, the first selection elements 23a to 23f and 33a to 33f, and the second selection elements 27a to 27f and 37a to 37. The foregoing purpose is to bind inputs when performing inspections separately and safely. In this embodiment, as shown in FIG. 13, a driver IC connection pad 50 may be further disposed between the first selection elements 23a to 23f and the potential supply wiring 25, respectively. In this case, the first circuit component 乜 is removed. Notwithstanding the foregoing description, in this specific embodiment, the first inspection circuit 4 and the first inspection circuit 5 including the first circuit component 乜 may be retained until the finished product. In this case, the driver 1C connection pad 50 is disposed outside the first control wiring 22. As described above, since the specific embodiment includes the inspection circuit constructed as described above, signals required for the array inspection and the cell inspection can be input to the liquid crystal cell 1 without using multiple probes, thereby enabling Efficient inspection becomes feasible. In addition, since the first inspection circuit 4 and the first inspection circuit 5 according to the present embodiment integrate the circuits for the array inspection and the circuits for the unit inspection ', it is possible to reduce the area occupied by the TFT array substrate 2 by these circuits. . In terms of providing the array inspection circuit and the unit inspection circuit independently, a total of 3 columns of selection element groups are required, that is, 2 columns of selection element groups for the array inspection circuit 'and 1 column of selection element groups for the cell inspection circuit. . However, according to this embodiment, it is used for array inspection and cell inspection.

五、發明説明(31 ) 的電路可由總共2列選擇^件群組所建構。另外,傳統陣列 榀f電路被形式非當作液晶單元丨之剩餘區域外的區域中。 仁疋根據本具體實施例,幾乎一半的電路可被形成在+ 作液晶單元1的剩餘區域中1此,例如,可擴大用於安: TFT陣列基板2的母板玻璃的可用區域。 、„在本具體實施例中,整合陣列檢查電路與單元檢查電路 還具有一項優點,進行陣列檢查時可偵測單元檢查電路 的缺陷。 例如,如圖14所示,當第一檢查電路4中介於第二選擇元 件2_7b的源極與沒極之間有短路缺陷(製圖中標示為⑷)時, 進订陣列檢查時可该測到此類缺陷。進行單元檢查時無法 毛見這員短路缺,但是,完成液晶顯示裝置時,短路缺 陷會構成缺陷(線路缺陷)。因此,需要預先«此類缺陷。、 進行陣列檢查時將保持電位(Vh()ld)供應至電位供應佈線η ,如果Vh〇ld有變化並且讀取值呈現類似變則可發現介 於源極與汲極之間有短路缺陷。 另外,如圖Μ所示,例如,當介於第二選擇元件W的開 極與沒極之間有短路缺陷(製圖中標示為⑻)時,進行陣列 檢查時可偵測到此類缺陷。但是,完成液晶顯示裝置時, 短路缺陷會構U品缺陷(線路缺陷)。進行.單元檢杳時益法 發現这項短路缺陷。但是,由於在加陣列基…中這項缺 陷屬於可校正缺陷’所以進行陣列檢查時發現此類缺陷可 防止發生產品缺陷。即,如果進行陣列檢查時讀取用於控 制第二選擇元件27c的非選擇電位,則可發現如上文所述的5. The circuit of the invention description (31) can be constructed by a total of 2 columns of selection groups. In addition, the conventional array circuit is not regarded as an area outside the remaining area of the liquid crystal cell. According to this embodiment, almost half of the circuit can be formed in the remaining area of the liquid crystal cell 1. For example, the available area of the mother glass for the TFT array substrate 2 can be expanded. In the specific embodiment, the integration of the array inspection circuit and the unit inspection circuit also has an advantage. The defect of the unit inspection circuit can be detected during the array inspection. For example, as shown in FIG. 14, when the first inspection circuit 4 If there is a short-circuit defect between the source and the non-electrode of the second selection element 2_7b (marked as 制 in the drawing), such defects should be detected during the array inspection. The short-circuit cannot be seen during the unit inspection. However, when a liquid crystal display device is completed, a short-circuit defect may constitute a defect (line defect). Therefore, it is necessary to «this kind of defect in advance., When an array inspection is performed, a holding potential (Vh () ld) is supplied to the potential supply wiring η, If there is a change in Vhod and the read value shows a similar change, it can be found that there is a short-circuit defect between the source and the drain. In addition, as shown in FIG. M, for example, when it is between the open electrode of the second selection element W When there is a short circuit defect (marked as ⑻ in the drawing) between the electrode and the electrode, such defects can be detected during the array inspection. However, when the liquid crystal display device is completed, the short circuit defect will constitute a U product defect (circuit Defects). The short-circuit defect was discovered by Benefit Method during the unit inspection. However, because this defect is a correctable defect in the addition of array bases, finding such defects during array inspection can prevent product defects. That is, If the non-selection potential for controlling the second selection element 27c is read during the array inspection, it can be found that

短路缺陷。 開路缺P “圖14所不’例如,當介於第二選擇元件27d上有 :=(製圖中標示為⑷)時,進行陣列檢查時 雖然當完成液晶顯示裝置時,這項缺陷不會構 士 、卩曰仁是必須預先偵測此類缺陷,因為進行單元 電二I會構成缺陷。即,進行陣列檢查時,如果當將選擇 P〜至第-選擇元件27d時無法讀取Vhold,則可發現缺 1曰〇 在本具體實施例中,根據本發明的檢查電路係、使用掃描 2線路U及資料信號線路12形成。但是根據本發明的 —=路也可針對掃描信號線路與資料信號線路之任一種 ” ·路提供並j_經由傳統多銷探針將檢查信號輸入至其他 線路組。例如,可連接多銷探針,而不是連接第二檢查電 路5。由於行方向的像素數量通常大於列方向的像素數量, 所以根據本發明的檢查電路非常適用於資料信號線路12。 另外,還可依據顯示幕類型或驅動狀況的需要,遞增或 遞減輸入端子數量。確切而言,在本具體實施例中,雖然2 組(電位輸入端子26a至26f和第二控制信號輸入端子29a至 29f)連接端子被連接至資料信號線路12,但是藉由遞增連接 端子數量,可實行更精細的組塊顯示。Short circuit defect. Open circuit P "Not shown in Fig. 14. For example, when there is: = (marked as 图 中 in the drawing) on the second selection element 27d, this defect will not be a problem when the array inspection is completed. It is necessary to detect such defects in advance, because the unit cell II will constitute a defect. That is, when the array inspection is performed, if Vhold cannot be read when the P ~ to -th selection element 27d is selected, then It can be found that in the specific embodiment, the inspection circuit system according to the present invention is formed using the scanning 2 line U and the data signal line 12. However, the-= line according to the present invention can also be used for the scanning signal line and the data signal. Either of the lines "• The line is provided and the inspection signal is input to other line groups via a conventional multi-pin probe. For example, a multi-pin probe may be connected instead of the second inspection circuit 5. Since the number of pixels in the row direction is generally larger than the number of pixels in the column direction, the inspection circuit according to the present invention is very suitable for the data signal line 12. In addition, the number of input terminals can be increased or decreased according to the type of display or driving conditions. Specifically, in this embodiment, although two sets (potential input terminals 26a to 26f and second control signal input terminals 29a to 29f) of the connection terminals are connected to the data signal line 12, by increasing the number of connection terminals, Finer block display is possible.

反之,也可理解遞減輸入端子數量。例如,就只執行全 螢幕彩色顯示檢查作為影像品質檢查的情況下,在位於掃 描信號線路11面上的檢查電路中只配備一個共同源極端子 。在位於掃描佈線面上的檢查電路中,只分別形成尺、G -36- 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公釐)Conversely, it can be understood that the number of input terminals is decreased. For example, in the case where only a full-screen color display inspection is performed as an image quality inspection, the inspection circuit located on the surface of the scanning signal line 11 is provided with only one common source terminal. In the inspection circuit located on the scanning wiring surface, only the ruler and G -36 are formed. This paper size applies the Chinese National Standard (CNS) A4 specification (210X297 mm)

裝 訂 暖 五、發明説明(33 ) ^ B之像素13的共同源極端子’各個端子供各個色彩使用。 藉由使用這些檢查電㈣控制電壓供應、,至少可實行全色 的全螢幕顯示。 另外,根據本具體實施例,藉由使用第一檢查電路4 ,可 在TFT陣列基板2上形成電沈積膜。電沈積膜可當作一彩色 渡光板。例如,在圖4中,將選擇電位提供至用於控制相對 應於R G和B之任-色之部份第二選擇元件27a至27f的第二 控制佈線28部位,並i將指定電位^提供至連接到部份第 二選擇元件27a至27f的電位供應佈線25 m兄下,如 果用於控制像素13的所有掃描信號線路i 1都被設定為選擇 電位則會將電位Ve提供至相對應於所選色彩的所有像素 電極。換言之,期望色彩的彩色渡光板可被形成在位於電 沈積槽内部的像素電極上。最後,R、GW彩色遽光板可 被形成在TFT陣列基板2上,其方式為重複如上文所述製程 一-人’同%變更色彩。請注意,最好將等於電沈積槽内部 之反面電極之電位的電位提供給相對應於非所選色彩之電 位供應佈線2 5的部位。 另外,本發明的檢查電路不僅適用於液晶單元1,而且還 適用於使用其他主動元件的顯示裝置,或適用於不使用彩 色遽光板的液晶顯示裝置。其他顯示裝置的實例包括自^ 發光型顯示器,其使用藉由操作要供應至含主動元件之有 機膜之電壓來控制發光的主動型矩陣聚合物發光二極體 (AM-PLED),《主動型有機發光二極體(ΑΜ_〇[Εϋ)等等。 如上文所述,根據本發明,本發明揭示用於將陣列檢杳 577035 A7 B7 五、發明説明(34 ) 電路及單元檢查電路整合在一起的新穎檢查電路,該等檢 查電路還能夠減少進行檢查時所需的探針數量。 雖然已詳細說明本發明較佳具體實施例,但是應明白可 對本文進行各種變更、替換及修改,而不會脫離如隨附申 請專利範圍定義的本發明精神及範疇。 -38- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐)Binding Warm V. Description of the invention (33) ^ B Common source terminal of pixel 13 'Each terminal is for each color. By using these inspection batteries to control the voltage supply, at least full-color full-screen display can be implemented. In addition, according to this specific embodiment, by using the first inspection circuit 4, an electrodeposition film can be formed on the TFT array substrate 2. The electrodeposited film can be used as a color light plate. For example, in FIG. 4, the selection potential is supplied to the second control wiring 28 portion for controlling the second selection elements 27a to 27f corresponding to any one of the colors of RG and B, and the specified potential is provided To the potential supply wiring 25 m connected to some of the second selection elements 27a to 27f, if all the scanning signal lines i 1 for controlling the pixels 13 are set to the selection potential, the potential Ve will be supplied to All pixel electrodes of the selected color. In other words, a color light-transmitting plate of a desired color may be formed on a pixel electrode located inside the electrodeposition tank. Finally, R and GW color calender plates can be formed on the TFT array substrate 2 by repeating the process described above for one-man's same color change. Note that it is preferable to supply a potential equal to the potential of the opposite electrode inside the electrodeposition tank to the portion corresponding to the potential supply wiring 25 of the non-selected color. In addition, the inspection circuit of the present invention is applicable not only to the liquid crystal cell 1 but also to a display device using other active elements, or to a liquid crystal display device without using a color phosphor plate. Examples of other display devices include a self-luminous display that uses an active matrix polymer light-emitting diode (AM-PLED) that controls light emission by operating a voltage to be supplied to an organic film containing an active element, Organic light emitting diode (ΑΜ_〇 [Εϋ) and so on. As mentioned above, according to the present invention, the present invention discloses a novel inspection circuit for integrating the array inspection circuit 577035 A7 B7 5. Invention Description (34) Circuit and unit inspection circuit, these inspection circuits can also reduce the inspection The number of probes required. Although the preferred embodiments of the present invention have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the scope of the appended patents. -38- This paper size applies to China National Standard (CNS) A4 (210 X 297 mm)

Claims (1)

申請專利範圍 ’ 種用於顯示裝置基板,該基板包括: 一基板主體; 像素部件,其被排列在該基板主體的一矩陣上; 複數條信號線路,用於將信號傳輸至該等像素部件; 以及 ’ 一檢查電路,其形成在該基板主體上;Scope of patent application 'A substrate for a display device, the substrate comprising: a substrate body; pixel components arranged on a matrix of the substrate body; a plurality of signal lines for transmitting signals to the pixel components; And 'an inspection circuit formed on the substrate body; 其中該檢查電路包括: 一檢查信號輸入端子,用於將一第一檢查信號輸入至 该等信號線路的M(M是大於丨的整數)條線路之每一條; 複數個第一選擇元件,每個第一選擇元件都被配置在 ;丨於^號線路與檢查信號輸入端子之間; 第一控制佈線,其由η(乘)M(n是正整數)條線路所組成 ’違等線路係用於將一控制信號分別供應至該等複數個 第一選擇元件;The inspection circuit includes: an inspection signal input terminal for inputting a first inspection signal to each of M (M is an integer greater than) lines of the signal lines; a plurality of first selection elements, each The first selection elements are all arranged between the line ^ and the inspection signal input terminal; the first control wiring is composed of η (multiplication) M (n is a positive integer) lines. Supplying a control signal to the plurality of first selection elements respectively; A8 B8 C8 D8 複數個第二選擇元件,每個第二選擇元件皆分別連接 至該等信號線路; 檢查信號佈線,其係由複數條線路所組成,該等複數 條線路係用於經由該等複數個第二選擇元件將一第二檢 查信號分別供應至該等信號線路;以及 第二控制佈線’其由n(乘)M(n是正整數)條線路所組成 ,泫等線路係用於將一控制信號分別供應至該等複數個 第二選擇元件。 2.如申請專利範圍第1項之顯示裝置基板,其中連接一檢 查k號輸入端子的該等複數個第一選擇元件分別連接該 _____-39- 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公董) 六、申請專利範圍 A8 B8A8 B8 C8 D8 A plurality of second selection elements, each second selection element is respectively connected to the signal lines; check the signal wiring, which is composed of a plurality of lines, which are used to pass through the A plurality of second selection elements respectively supply a second inspection signal to the signal lines; and a second control wiring 'which is composed of n (multiplication) M (n is a positive integer) lines, and the other lines are used for A control signal is respectively supplied to the plurality of second selection elements. 2. If the display device substrate of item 1 of the scope of patent application, the plurality of first selection elements connected to a check k input terminal are connected to the _____- 39- This paper size applies to China National Standard (CNS) A4 Specifications (210X297 public directors) 6. Scope of patent application A8 B8 3. 4. 5. 6. 第-控制佈線的不同線路。 如申凊專利範圍第 撰煜分杜♦此 員之顯示裝置基板’其中該等第一 選擇兀件之指定數 德疲沾 ^ 里第—選擇元件被連接至該第一控制 佈線的一共同線路。 如申請專利範圍第 _查信號輸入端子的,裳”、’貝不裝置基板’其中連接-檢 的”亥專複數個第二選擇元件分別連接該 第一控制佈線的不同線路。 如申請專利範圚楚 A 圍第4項之顯示裝置基板,其中該等第二 選擇7L件之指定鲁旦哲_、 里第二選擇元件被連接至該第二控制 佈線的一共同線路。 如:請專利範圍第1項之顯示裝置基板,其中互相鄰接 等第垃擇元件被連接至該檢查信號佈線的不同線 路。3. 4. 5. 6. Different lines of control wiring. Such as the application of the patent scope of the first chapter of the display device's board of the member 'of which the first selection of the specified number of the first selection element ^ Lidi-the selection element is connected to the first control wiring a common line . For example, in the scope of the patent application, for the signal input terminal, "Seibo", "Beibei Device Substrate", where a plurality of second selection elements are connected and inspected, a plurality of second selection elements are respectively connected to different lines of the first control wiring. For example, the display device substrate of item 4 in the range of the patent application, in which the second selection element of the second selection 7L is connected to a common line of the second control wiring. For example, please refer to the display device substrate of the first item of the patent scope, in which the second selection elements are connected to different lines of the inspection signal wiring. 7. 如申請專利範圍第i項之顯示裝置基板,其中祕是6與6 的倍數之任一值。 8. 種陣列基板,該陣列基板上之包含開關元件的像素部 件被排列在一矩陣中,該陣列基板包括: 複數條信號線路,用於將信號傳輸至該等像素部件; 第一檢查電晶體,其分別連接至該等複數條信號線路 ,該等第一檢查電晶體控制該等第一檢查信號至該等像 素部件的輸入; 第一控制佈線,其係由複數條線路所組成,該等複數 條線路係用於供應用以控制該等第一檢查電晶體之開啟 和關閉的控制信號; -40 - 本紙張尺度適財關家標準(CNS) A4規格(210 X挪公爱) 訂 線7. For the display device substrate of item i in the scope of patent application, wherein the secret is any value of a multiple of 6 and 6. 8. An array substrate on which pixel components including switching elements are arranged in a matrix, the array substrate including: a plurality of signal lines for transmitting signals to the pixel components; a first inspection transistor , Which are respectively connected to the plurality of signal lines, and the first inspection transistors control the input of the first inspection signals to the pixel components; a first control wiring, which is composed of a plurality of lines, such that The plurality of lines are used to supply control signals for controlling the opening and closing of the first inspection transistors; -40-This paper size is suitable for financial standards (CNS) A4 specification (210 X Norwegian public love) 圍 、申請專利範 ,:,檢查電晶體,其分別連接至該等複數條信號線路 。亥等第一檢查電晶體控制該等第二檢查信 素部件的輸入; 像 電位供應佈線,其係由複數條線路所組成,該等複數 :、線路係用於將指定f位供應至該等第二檢查電晶體; 以及 第二控制佈線,其係由複數條線路所組成,該等複數 線路係用於供應用以控制該等第二檢查電晶體之開啟 和關閉的控制信號。 9·如申請專利範圍第8項之陣列基板,其中每個指定數量 之該等信號線路配置_檢查信號輸人端子,用於將該等 第一檢查信號輸入至該等第一檢查電晶體。 •,申印專利蛇圍第8項之陣列基板,其中連接一檢查信 號輸入端子的該等第_檢查電晶體分別連接該第一控制 佈線的不同線路。 U·如申請專利範圍第9項之陣列基板,其中該第-控制佈 線配備該指定數量或該指定數量之整數倍之任一數量的 線路,該指絲量是連接至該檢查信號輸人端子的該等 "ί吕號線路數量。 12. 如中請專利範” 8項之陣聽板,其中連接—檢查件 號輸入端子的該等第二檢查電晶體分別連接該第二控制 佈線的不同線路。 13. 如申請專利範圍第9項之陣列基板,其中該第二控制佈 線配備該指定數量或該指定數量之整數倍之任一數量的 -41 - X 297公釐) 7紙張尺度適财s s家料(CNS了 申請專利範圍 線路’遠指定數量是連接至該檢查信號輸入端子的該等 信號線路數量。 14·如申請專利範圍第8項之陣列基板,其中互相鄰接的該 等第二檢查電晶體分別連接該電位供應佈線的不同線路。 15· —種檢查電路,包括: 第一 h號供應佈線,用以供應一第一檢查信號; 複數個第一薄膜電晶體,該等複數個第一薄膜電晶體 的源極(或者汲極)都被連接至該第一信號供應佈線; 第一控制佈線,其係由連接至該等複數個第一薄膜電 晶體之分別的閘極的複數條線路所組成; 第二薄膜電晶體,該等第二薄膜電晶體的汲極(或者 源極)都被連接至該等複數個第一薄膜電晶體的分別的汲 極(或者源極); 第二控制佈線,其係由連接至該等複數個第二薄聘電 晶體之分別的閘極的複數條線路所組成;以及 第二信號供應佈線,其係由連接至該等複數個第二薄 膜電Ba體之分別的源極(或者汲極)的複數條線路所組成 ,該第二信號供應佈線將一.第二檢查信號供應至每個指 定數量的該等第二薄膜電晶體。 16·如申請專利範圍第15項之檢查電路,其中該等第二薄膜 電晶體之指定數量第二薄膜電晶體被連接至該第二信號 供應佈線的一共同線路。 17.如申請專利範圍第15項之檢查電路, 其中在以下狀態中會將該第一檢查信號供應至該第一 -42- 577035 A8 B8 C8To apply for a patent, check the transistors, which are connected to these multiple signal lines, respectively. The first inspection transistor, such as Hai, controls the input of the second inspection pixel components; like the potential supply wiring, which is composed of a plurality of lines, the plural lines are used to supply the designated f bits to the A second inspection transistor; and a second control wiring composed of a plurality of lines for supplying a control signal for controlling the opening and closing of the second inspection transistor. 9. The array substrate according to item 8 of the scope of patent application, wherein each specified number of these signal line configurations_inspection signal input terminals are used to input the first inspection signals to the first inspection transistors. • The array substrate of No. 8 in the patent application of Shenzhen, in which the inspection transistors connected to an inspection signal input terminal are respectively connected to different lines of the first control wiring. U. If the array substrate of the scope of patent application No. 9, wherein the-control wiring is provided with the specified number or any number of integer multiples of the specified number of lines, the amount of wire is connected to the inspection signal input terminal The number of such " ίLu lines. 12. As in the "Patent Application", the array panel of 8 items, in which the second inspection transistors connected to the inspection part number input terminals are respectively connected to different lines of the second control wiring. Item of the array substrate, wherein the second control wiring is provided with the specified number or any number of the multiple of the specified number of -41-X 297 mm) 7 paper size suitable financial ss home materials (CNS applied for patent scope lines 'The far specified number is the number of these signal lines connected to the inspection signal input terminal. 14. As for the array substrate of the scope of patent application item 8, wherein the adjacent second inspection transistors are connected to the potential supply wiring, respectively. 15 · —A kind of inspection circuit, including: a first h-number supply wiring for supplying a first inspection signal; a plurality of first thin film transistors, a source of the plurality of first thin film transistors (or (Drain) are connected to the first signal supply wiring; a first control wiring is formed by a plurality of bars connected to respective gates of the plurality of first thin film transistors Circuit; second thin-film transistors, the drains (or sources) of the second thin-film transistors are all connected to the respective drains (or sources) of the plurality of first thin-film transistors; Two control wirings, which are composed of a plurality of lines connected to the respective gates of the plurality of second thin power crystals; and a second signal supply wiring, which is composed of a plurality of second thin films The second signal supply wiring supplies a second inspection signal to each of a specified number of these second thin-film transistors. For example, the inspection circuit of the scope of patent application No. 15, in which a specified number of the second thin film transistors are connected to a common line of the second signal supply wiring. Inspection circuit, where the first inspection signal is supplied to the first -42- 577035 A8 B8 C8 in the following states 4吕號供應佈線: 經由該第一控制佈線,將選擇電位供應至該等複數個 第一薄膜電晶體之任一第一薄膜電晶體,並且將非選 電位供應至除已供應選擇電位至該處之該第_薄膜電曰 體以外的該等第一薄膜電晶體;以及 經由該第二控制佈線,將非選擇電位供應至該等第二 薄膜電晶體之中連接.至將選擇電位供應至該處之該第= 薄膜電晶體的該第二薄獏電晶體,並且將選擇電^供應 至除已供應非選擇電位至該處之該第二薄膜電晶體 的該等第二薄膜電晶體。 1 8.如申請專利範圍第17項之檢查電路, 其中在經由該第二控制佈線將選擇電位供應至所有該 等第二薄膜電晶體的狀態中,將該第二檢查信號供應至 該第二信號供應佈線^ 〜 19. 一種檢查電路’用於將檢查信號供應至動式矩陣顯 示名置的複數條彳§號線路,該檢查電路包括: 一第一檢查信號供應電路,用於將一共同第一檢查信 號選擇性供應至指定數量信號線路的任一信號線路·’以及 一第一榀查化唬供應電路,用於將一不同第二檢查信 號供應至該等指定數量信號線路的鄰接信號線路。 2〇·如申请專利蛇圍第19項之檢查電路, 其中該第一檢查信號供應電路包括: -檢查信號輸人端子’用於輸人該第—檢查信號;以及 開關裝置,其係由薄膜電晶體所組成,該開關裝置從4 Lu supply wiring: through the first control wiring, a selection potential is supplied to any of the first thin film transistors of the plurality of first thin film transistors, and a non-selected potential is supplied to The first thin-film transistor other than the first thin-film transistor; and a non-selective potential is connected to the second thin-film transistor through the second control wiring. The second thin film transistor of the third thin film transistor there is supplied with the selection transistor to the second thin film transistor except the non-selective potential has been supplied to the second thin film transistor there. 1 8. The inspection circuit according to item 17 of the scope of patent application, wherein the second inspection signal is supplied to the second thin film transistor in a state where a selection potential is supplied to all of the second thin film transistors through the second control wiring. Signal supply wiring ^ ~ 19. A kind of inspection circuit for supplying inspection signals to a plurality of lines 彳 § of the dynamic matrix display name, the inspection circuit includes: a first inspection signal supply circuit for applying a common The first inspection signal is selectively supplied to any of the signal lines of the specified number of signal lines and a first inspection signal supply circuit for supplying a different second inspection signal to the adjacent signals of the specified number of signal lines line. 2.If the inspection circuit of item 19 of the patent application is applied for, the first inspection signal supply circuit includes:-an inspection signal input terminal 'for inputting the-inspection signal; and a switching device, which is made of a thin film The switching device consists of a transistor 訂 線Order •43-• 43- 申請專利範Patent application 該指定·數量之該等信號線路選出一要將來自於該第一檢 查L 5虎輸入端子輸入的第一檢查信號供應至該處的信號 線路。 σ A 21·如申請專利範圍第19項之檢查電路, 其中該第二檢查信號供應電路包括: B薄膜電晶體,該等薄膜電晶體分別連接至該等指定數 量信號線路; 檢查信號佈線,其係由指定數量線路所組成,該等指 疋數里線路係用於將該等第二檢查信號分別供應至該等 薄膜電晶體;以及 控制佈線,其係由該等指定數量線路所組成,該等指 疋數量線路係用於供應用以控制該等薄膜電晶 和關閉的控制信號。 開啟 22·如申請專利範圍第19項之檢查電路,其中該等信號線路 是資料信號線路。 23· 一種檢查方法,用於 一種顯示裝置基板,該基板包括··一基板主體;像素 部件,其被排列在該基板主體的一矩陣上;複數條信號 線路,用於將信號傳輸至該等像素部件;以及一檢查電* 路包括··一檢查信號輸入端子,用於將一第一檢查信號 輸入至泫等信號線路的M(m是大於1的整數)條線路之每 一條;複數個第一選擇元件,每個第一選擇元件都被配 置在介於該信號線路與該檢查信號輸入端子之間;第一 控制佈線,其由η(乘)M(n是正整數)條線路所組成,該等 A B c D 577035 線路係用於將一控制信號分別供應至該等複數個第一選 擇元件,.複數個第二選擇元件,每個第二選擇元件皆分 別連接至該等信號線路;檢查信號佈線,其係由複數條 線路所組成,該等複數條線路係用於經由該等複數個第 二選擇元件將第二檢查信號分別供應至該等信號線路; 第二控制佈線,其由n(乘)M(n是正整數)條線路所組成, 該等線路係用於將控制信號分別供應至該等複數個第二 選擇兀件;以及一檢查電路,其形成在該基板主體上; 其中該檢查方法包括··第一檢查步驟;以及在該第一 檢查後執行的第二檢查, 該第-檢查步驟包括,當經由該第一控制佈線將一控 制信號供應至該等第_選擇元件並且經由該第二控制佈 線將一控制信號供應至該等第二選擇元件時,將該第一 檢查#號輸入至該檢查信號輸入端子之步驟;以及 該第二檢查步驟包括,當經由該第二控制佈線將一控 制信號供應至該等第二選擇元件時,將該第二檢查作號 供應至該檢查信號佈線之步驟。 一 °儿 24.如申請專利範圍第23項之檢查方法, 二ί:$ ^查步驟中’經由該第-控制佈線將該 等第—選擇元件的執行方式為··將- nr::等第—選擇元件的任-第-選擇元件 第信號供應至除該等第-選擇元件之該 第一選擇疋件外的該等第-選擇元件;以及 在5亥第一檢查步驟中,經由兮笛一 、,,由5亥第二控制佈線將該控制 巧張尺度適财S S家標準(CNS)The signal line of the specified number is selected to be a signal line to which the first inspection signal input from the first inspection L 5 tiger input terminal is supplied. σ A 21 · If the inspection circuit of item 19 of the patent application scope, wherein the second inspection signal supply circuit includes: B thin film transistors, the thin film transistors are respectively connected to the specified number of signal lines; inspection signal wiring, which Is composed of a specified number of lines, and the index lines are used to separately supply the second inspection signals to the thin film transistors; and control wiring, which is composed of the specified number of lines, the Equal-number circuits are used to supply control signals used to control the thin-film transistors and turn them off. Open 22. If the inspection circuit of the 19th in the scope of patent application, the signal lines are data signal lines. 23. An inspection method for a display device substrate, the substrate including a substrate body; pixel components arranged on a matrix of the substrate body; a plurality of signal lines for transmitting signals to the substrates A pixel component; and an inspection circuit including an inspection signal input terminal for inputting a first inspection signal to each of M (m is an integer greater than 1) lines of a signal line such as 泫; a plurality of A first selection element, each of which is disposed between the signal line and the check signal input terminal; a first control wiring, which is composed of η (multiplication) M (n is a positive integer) lines The AB c D 577035 lines are used to respectively supply a control signal to the plurality of first selection elements, and the plurality of second selection elements, each of which is connected to the signal lines; The inspection signal wiring is composed of a plurality of lines for supplying a second inspection signal to the signal lines via the plurality of second selection elements, respectively. A second control wiring, which is composed of n (multiplication) M (n is a positive integer) lines for supplying control signals to the plurality of second selection elements, respectively; and an inspection circuit, which Formed on the substrate body; wherein the inspection method includes a first inspection step; and a second inspection performed after the first inspection, the first inspection step includes, when a control signal is transmitted through the first control wiring A step of inputting the first inspection # number to the inspection signal input terminal when supplying to the first selection element and supplying a control signal to the second selection element via the second control wiring; and the second The inspection step includes the step of supplying the second inspection number to the inspection signal wiring when a control signal is supplied to the second selection elements via the second control wiring. I. 24. If the inspection method of the 23rd scope of the patent application is applied, the second step: In the inspection step, the execution method of the first-selection element via the first-control wiring is ... will-nr :: etc. The signal of the first-selection element is supplied to the first-selection element other than the first-selection element of the first-selection element; and in the first inspection step of the first selection element, Di Yi ,, by the second control wiring of the Hai Hai, the control smart scale standard fits the SS Home Standard (CNS) 577035 A8 B8 C8577035 A8 B8 C8 乜號供應至該荨第二選擇元件 ^ ^ σ. ^ 丁 W钒仃方式為:將一非選 擇仏唬供應至第二選擇元件, 技姑艰挪 /第一選擇疋件相對應於 將忒、擇信號供應至該處一- ^ ^ ^ ^選擇兀件;以及將一 選擇4 5虎供應至除要將該非潠摆产 一哪挪 耵碌非選擇、號供應至該處之該第 一k擇元件外的該等第二選擇元件。 A如申請專利範圍第23項之檢查方法,其中在該第二檢杳 =驟經由該第二控制佈線將該控制信號供應至該等 弟擇7L件的執行方式為’將_選擇信號供應至所有 該等第二選擇元件。 26· —種製造液晶單元的方法,包括: 在一陣列基板上形成一檢查電路之步驟,該檢查電路 包括:第一信號供應佈線,用以供應一第一檢查信號; 複數個第—薄膜電晶體,該等複數個第-薄膜電晶體的 源極(或者汲極)都被連接至該第一信號供應佈線;第一 控制佈線,其係由連接至該等複數個第一薄膜電晶體之 分別的閘極的複數條線路所組成;複數個第二薄膜電晶 體,泫等第二薄膜電晶體的汲極(或者源極)都被連接至 該等複數個第一薄膜電晶體的分別的汲極(或者源極); 第二控制佈線,其係由連接至該等複數個第二薄膜電晶 體之分別的閘極的複數條線路所組成;以及第二信號供 應佈線,其係由連接至該等複數個第二薄膜電晶體之分 別的源極(或者汲極)的複數條線路所組成,該第二信號 供應佈線係用來將一第二檢查信號供應至該等第二薄膜 電晶體; -46- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐) 577035 A8 B8 C8 ________D8___ 六 申請專利範圍 第一檢查步驟,用於當經由該第一控制佈線將選擇電 位供應至該等複數個第一薄膜電晶體之任一第一薄膜電 晶體並且將非選擇電位供應至除該等第一薄膜電晶體之 該任一第一薄膜電晶體以外的第一薄膜電晶體時,以及 當經由該第二控制佈線將非選擇電位供應至連接至將選 擇電位供應至該處之該第一薄膜電晶體的該第二薄膜電 晶體並且將選擇電位供應至除已供應非選擇電位至該處 之该第二薄膜電晶體以外的該等第二薄膜電晶體時,將 該第一檢查信號供應至該第一信號供應佈線; 形成一單元之步驟’該單元包含該陣列基板、一疊 層於該陣列基板的彩色濾光基板及一夾在該陣列基板與 該彩色濾光基板之間的液晶材料;以及 一第二檢查步驟’用於當經由該第二控制佈線將選擇 電位供應至所有該等第二薄膜電晶體時,將第二檢查信 號供應至該第二信號供應佈線。 -47- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐)No. is supplied to the second selection element ^ ^ σ. ^ The vanadium method is to supply a non-selection bluff to the second selection element, and the technical / difficult / first selection file corresponds to the 、 Select signal is supplied to one of the places-^ ^ ^ ^ Select element; and supply one option 4 5 tigers to the first place except to send the non-prohibited product to the first place. The second selection elements other than the k selection element. A The inspection method according to item 23 of the scope of patent application, wherein in the second inspection step, the control signal is supplied to the 7L pieces via the second control wiring. The execution method is' Supply_selection signal to All such second selection elements. 26 · A method for manufacturing a liquid crystal cell, comprising: a step of forming an inspection circuit on an array substrate, the inspection circuit comprising: a first signal supply wiring for supplying a first inspection signal; Crystals, the source (or drain) of the plurality of first thin-film transistors are connected to the first signal supply wiring; the first control wiring is formed by connecting to the plurality of first thin-film transistors A plurality of lines of respective gates; a plurality of second thin-film transistors, and the drain (or source) of the second thin-film transistors are all connected to the respective first thin-film transistors Drain (or source); a second control wiring composed of a plurality of lines connected to respective gates of the plurality of second thin film transistors; and a second signal supply wiring composed of a connection The second signal supply wiring is used to supply a second inspection signal to the first source (or drain) of the plurality of second thin-film transistors. Thin film transistor; -46- This paper size is in accordance with Chinese National Standard (CNS) A4 specification (210 X 297 mm) 577035 A8 B8 C8 ________D8___ Six applications for patent scope The first inspection step is used when the first control wiring A selective potential is supplied to any one of the plurality of first thin film transistors and a non-selective potential is supplied to a first thin film other than the first thin film transistors of the first thin film transistors A transistor, and when a non-selective potential is supplied via the second control wiring to the second thin-film transistor connected to the first thin-film transistor that supplies a select potential thereto and a select potential is supplied to When the non-selective potential reaches the second thin-film transistor other than the second thin-film transistor there, the first inspection signal is supplied to the first signal supply wiring; a step of forming a unit 'the unit includes the array A substrate, a color filter substrate laminated on the array substrate, and a liquid crystal material sandwiched between the array substrate and the color filter substrate; and A second inspection step 'is for supplying a second inspection signal to the second signal supply wiring when a selection potential is supplied to all of the second thin film transistors via the second control wiring. -47- This paper size applies to China National Standard (CNS) A4 (210 X 297 mm)
TW91115418A 2001-07-12 2002-07-11 Substrate for a display device, array substrate, inspection circuit, inspection method and method of fabricating liquid crystal cell TW577035B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001212765A JP3790684B2 (en) 2001-07-12 2001-07-12 Inspection circuit, inspection method, and liquid crystal cell manufacturing method

Publications (1)

Publication Number Publication Date
TW577035B true TW577035B (en) 2004-02-21

Family

ID=19047869

Family Applications (1)

Application Number Title Priority Date Filing Date
TW91115418A TW577035B (en) 2001-07-12 2002-07-11 Substrate for a display device, array substrate, inspection circuit, inspection method and method of fabricating liquid crystal cell

Country Status (2)

Country Link
JP (1) JP3790684B2 (en)
TW (1) TW577035B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI407397B (en) * 2005-05-18 2013-09-01 Tpo Hong Kong Holding Ltd A liquid crystal display device test circuit, a liquid crystal display device for assembling the circuit, and a test method of a liquid crystal display device
US9576515B2 (en) 2014-10-08 2017-02-21 Au Optronics Corp. Bright dot detection method and display panel

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005049519A (en) * 2003-07-31 2005-02-24 Toshiba Matsushita Display Technology Co Ltd Display device
US7391053B2 (en) 2004-05-28 2008-06-24 Toshiba Matsushita Display Technology Co., Ltd. Inspection substrate for display device
JP2006038988A (en) * 2004-07-23 2006-02-09 Seiko Epson Corp Electrooptical apparatus, electronic device and mounting structural body
JP4561647B2 (en) * 2006-02-02 2010-10-13 セイコーエプソン株式会社 Electro-optical device substrate, electro-optical device, and inspection method
KR100812023B1 (en) 2006-08-23 2008-03-10 삼성에스디아이 주식회사 Organic Light Emitting Display Device and Mother Substrate of the Same
KR100732819B1 (en) 2006-08-30 2007-06-27 삼성에스디아이 주식회사 Organic light emitting display device and mother substrate of the same
JP2008096379A (en) * 2006-10-16 2008-04-24 Micronics Japan Co Ltd Inspection device and method for pixel array substrate
JP5599501B2 (en) * 2013-10-22 2014-10-01 三菱電機株式会社 Image display panel inspection method
WO2016185642A1 (en) 2015-05-21 2016-11-24 パナソニック液晶ディスプレイ株式会社 Display panel
JP2017003484A (en) 2015-06-12 2017-01-05 株式会社ジャパンディスプレイ Inspection device for display device, inspection method of mother substrate for display device, and display device
CN110109273B (en) * 2019-06-05 2022-05-20 Oppo广东移动通信有限公司 Detection circuit, liquid crystal display panel and electronic device
CN115019703B (en) * 2021-11-30 2023-05-09 荣耀终端有限公司 Display panel, detection method and electronic equipment
CN115050295B (en) * 2022-06-30 2023-05-26 惠科股份有限公司 Test circuit, test method and display device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI407397B (en) * 2005-05-18 2013-09-01 Tpo Hong Kong Holding Ltd A liquid crystal display device test circuit, a liquid crystal display device for assembling the circuit, and a test method of a liquid crystal display device
US9576515B2 (en) 2014-10-08 2017-02-21 Au Optronics Corp. Bright dot detection method and display panel
US10008140B2 (en) 2014-10-08 2018-06-26 Au Optronics Corp. Bright dot detection method and display panel

Also Published As

Publication number Publication date
JP2003043980A (en) 2003-02-14
JP3790684B2 (en) 2006-06-28

Similar Documents

Publication Publication Date Title
TW577035B (en) Substrate for a display device, array substrate, inspection circuit, inspection method and method of fabricating liquid crystal cell
US7456647B2 (en) Liquid crystal display panel and testing and manufacturing methods thereof
US6982568B2 (en) Image display device having inspection terminal
TWI377545B (en) Display device, display panel therefor, and inspection method thereof
TW535134B (en) Active matrix display device and inspection method for the same
WO2017041480A1 (en) Display substrate, testing method therefor and display apparatus
US6924875B2 (en) Array substrate having diodes connected to signal lines, method of inspecting array substrate, and liquid crystal display
KR101090255B1 (en) Panel and test method for display device
KR101137885B1 (en) Liquid Crystal Display Device and Testing Method thereof
KR101791192B1 (en) Display Apparatus and Method for Testing The Same
WO2013159504A1 (en) Mother board of liquid crystal display device and a liquid crystal display device detection method
JP2009516174A (en) Array test using TFT-LCD with integrated driver IC and short bar for inspection and high frequency clock signal
US7342410B2 (en) Display device and pixel testing method thereof
KR20170026693A (en) Display Panel Having Touch Sensor and Inspection Method
JP2003308051A (en) Picture signal supplying circuit and electro-optical panel
JP3791526B2 (en) Active matrix substrate, liquid crystal device and electronic device
KR20110063045A (en) Liquid crystal display with scanner and driving method of the same
KR100442305B1 (en) Array substrate and method of testing the same, and liquid crystal display
JP4724249B2 (en) Liquid crystal display device and inspection method thereof
JP4458786B2 (en) Liquid crystal display device and inspection method thereof
JP4570633B2 (en) Image display device
KR101192050B1 (en) Method and Apparatus for Inspecting Flat Panel Display
JP4782956B2 (en) Array substrate inspection method
KR20080048161A (en) Liquid crystal display and test method for the same
JP2002229056A (en) Electrode substrate for display device and its inspection method

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees