TW573338B - Method for improving fence defect of dual damascene structure - Google Patents
Method for improving fence defect of dual damascene structure Download PDFInfo
- Publication number
- TW573338B TW573338B TW91124585A TW91124585A TW573338B TW 573338 B TW573338 B TW 573338B TW 91124585 A TW91124585 A TW 91124585A TW 91124585 A TW91124585 A TW 91124585A TW 573338 B TW573338 B TW 573338B
- Authority
- TW
- Taiwan
- Prior art keywords
- improving
- scope
- patent application
- item
- protrusion
- Prior art date
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
573338 A7 B7 五 經濟部智慧財產局員工消費合作社印製 、發明説明() 發明領域: 本發明係有關於一種雙重金屬鑲嵌(Dual Damaseene> 結構之柵棚狀突起缺陷(Fence Defect)的改善方法,特別是 有關於一種使用具有雙射頻電源(Dual RF Powers)的乾式 钱刻機台來改善雙重金屬鑲嵌結構之栅攔狀突起缺陷的方 法。 發明背景: 過去數十年來’晶片内部的導線材料大都採用金屬 銘。然而,隨著線寬尺寸的縮小,特別是〇·25微米世代 以下’元件運算的速度明顯受到電阻值和介電值相乘 (Resistance Capacitance ; RC)延遲的增加而有顯著的下 降。目前,面對更密集的電路設計,已必須選擇具有更低 電阻的金屬材料,例如銅來取代铭。另外,並搭配低介電 常數之介電材料來建構多層金屬連線,以改善RC延遲的 現象《由於鋼無法用傳統的乾式姓刻(Dry Etching)技術來 進行導線佈植,因此目前金屬導線的製作大都採用鑲嵌方 式’將銅金屬充填到已形成有金屬導線圖案之介電層中。 雙重金屬鑲嵌技術係在製作金屬導線之溝渠時,同步 製作介層®。因此,僅需進行一道金屬填充步驟,便可一 併完成金屬導線以及金屬導線間之連接導線,達到簡化製 程步驟的目的。依乾式蝕刻方式的不同,雙重金屬鑲嵌技 術可區分成先姓刻溝渠(Trench First)式、先餘刻介層窗 式、以及自我對準式(Self-Aligned)等。其中,由於介層窗 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公楚) (請先閲讀背面之注意事項再嘴寫本頁) -訂·573338 A7 B7 Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs (5) Printed and Invention Description Field of the invention: The present invention relates to a method for improving a fence-like protrusion defect (Dence Defect) of a dual metal inlay (Dual Damaseene) structure. In particular, it relates to a method of using a dry-type money engraving machine with dual RF powers to improve the barrier-like protrusion defects of a dual metal damascene structure. BACKGROUND OF THE INVENTION: In the past decades, most of the wire materials inside the chip have Metallic inscriptions are used. However, with the reduction of the line width, especially the speed of element components below 0.25 micron generation, the speed of operation is obviously affected by the increase of the resistance value and the dielectric value (Resistance Capacitance; RC) delay. Declining. At present, in the face of denser circuit design, it is necessary to choose a metal material with lower resistance, such as copper, to replace the inscription. In addition, a multilayer metal connection is constructed with a dielectric material with a low dielectric constant to improve The phenomenon of RC delay "Because steel cannot use traditional Dry Etching technology to conduct wires It is planted, so most of the current production of metal wires uses the inlay method to 'fill copper metal into the dielectric layer where the metal wire pattern has been formed. The dual metal inlay technology is to simultaneously produce the dielectric layer® when making the trench of the metal wire. Therefore, only one metal filling step is required to complete the metal wires and the connecting wires between the metal wires together to achieve the purpose of simplifying the process steps. Depending on the dry etching method, the dual metal inlay technology can be distinguished into the first name carved trenches (Trench First) type, interleaved window type, and self-aligned type, etc. Among them, the paper size of the interlayer window is applicable to the Chinese National Standard (CNS) A4 specification (210 X 297 cm) ) (Please read the notes on the back before writing this page) -Order ·
573338 A7 B7 五、發明説明() (請先閲讀背面之注意事項再填寫本頁) 之微影(Photolithography)製程遠較溝渠之微影製程困難, 而先蝕刻介層窗的方式,其介層窗之微影製程係在平坦面 上進行。因此,先蝕刻介層窗式的製程較為容易,且具有 較大的製程窗口(Process Window)。 請參照第1A圖至第1E圖,其係繪示習知雙重金屬鑲 嵌結構之開口的製造流程剖面圖。製作雙重金屬鑲嵌結構 之開口時,首先在半導體之基材100上覆蓋一層由碳化矽 (SiC)層所形成之介層窗蝕刻的蝕刻終止層(Etching Stop Layer) 1 02,再於蝕刻終止層i〇2上形成由TEOS所形成之 氧化層104,接著,於氧化層1〇4形成介電層106 ,其中介 電層1 06之材料可例如為低介電常數材料。而後,在介電 層106上覆蓋一層介電覆層1〇^當介電覆層ι〇8形成後, 在介電覆層108上形成介層窗11〇,並於部分之介層窗HQ 中充填有填充層1 1 2,藉以保護蝕刻終止層1 02,而形成如 第1A圖所示之結構,其中填充層112之材料可例如為光阻 材料。填充層112係用來保護蝕刻終止層ι〇2,使蝕刻終 止層1 02在後續之溝渠(見第1 b圖)蝕刻中,不會受到蝕刻 而穿透,進而避免基材100受損。 經濟部智慧財產局員工消費合作社印製 再形成一具有溝渠圖案120之光阻層114覆蓋在介電 覆層108,並暴露出部分之介電覆層ι〇8和介層窗丨1〇,如 第1 B圖所示之結構。其中,有部分之光阻層1 14會沿著介 層窗110的側壁流入介層窗110中,而形成光阻渣滓 (Scum) 1 14a 〇 3 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公楚) 573338 五 經濟部智慧財產局員工消費合作社印製 A7 ------^ —___ 、發明説明() 然後,以光阻層m為硬罩幕,並利用電聚在暴露之 介電覆層刚進行第-乾式㈣製程,藉以去㈣分之介 電覆層108,而形成如第1C圖所示之結構。接著,進行第 二乾式蝕刻製程,藉由控制第二乾式蝕刻製程之時間而 在介電層U)6中、以及介層冑11Q上形成溝渠122,如第 1D圖所示。由於光阻渣滓U4a覆蓋住部分之介層窗ιι〇 側壁,使得第二乾式蝕刻製程無法蝕刻到此部分被光阻渔 滓114a所覆蓋住的介層窗11〇側壁,加上光阻渣滓ii4a 會與介電層106反應,而產生化合物116。因而在進行 第二乾式蝕刻製程之後,形成如第丨口圖所示之突出物 132。此突出物132的一侧為光阻渣滓][14a與介電層1〇6 反應所產生的化合物1 1 6,而另一側則為介電層1 〇6。在進 行灰化(Ashing)步驟之後,光阻渣滓114a、光阻層n4、填 充層112和化合物116會被去除,而形成如第1£所示之結 構。 去除化合物116之後,突出物丨32便形成柵欄狀突起 ii!iFenCe DefeCtm ’栅棚狀突起缺陷1 3 3會i後續之ΐ 障層(Barrier Layer)以及電化學電鍍(Electr〇chemical573338 A7 B7 V. Description of the Invention () (Please read the precautions on the back before filling this page) The Photolithography process is far more difficult than the photolithography process of trenches, and the way of etching the interlayer window first, its interlayer The lithography of the window is performed on a flat surface. Therefore, it is easier to etch the via window first, and it has a larger process window. Please refer to FIG. 1A to FIG. 1E, which are cross-sectional views showing the manufacturing process of the opening of the conventional double metal insert structure. When making the opening of the dual metal damascene structure, the semiconductor substrate 100 is first covered with an etching stop layer (Etching Stop Layer) 102 which is etched by an interlayer window formed by a silicon carbide (SiC) layer, and then the etching stop layer is formed. An oxide layer 104 formed of TEOS is formed on the substrate 102, and then a dielectric layer 106 is formed on the oxide layer 104. The material of the dielectric layer 106 may be, for example, a low dielectric constant material. Then, a dielectric coating layer 10 is covered on the dielectric layer 106. After the dielectric coating layer 08 is formed, a dielectric window 11 is formed on the dielectric coating layer 108, and a part of the dielectric window HQ is formed. Filled with a filling layer 1 12 to protect the etch stop layer 102 to form a structure as shown in FIG. 1A. The material of the filling layer 112 may be, for example, a photoresist material. The filling layer 112 is used to protect the etch stop layer 102, so that the etch stop layer 102 will not be penetrated by the etching in the subsequent trench (see Fig. 1b) etching, thereby preventing the substrate 100 from being damaged. Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs, a photoresist layer 114 with a trench pattern 120 is covered on the dielectric coating layer 108, and a part of the dielectric coating layer 08 and the dielectric layer window 10 are exposed. The structure shown in Figure 1B. Among them, some of the photoresist layer 1 14 will flow into the interlayer window 110 along the side wall of the interlayer window 110 to form a photoresist scum (Scum) 1 14a 〇3 This paper standard applies to China National Standard (CNS) A4 specifications (210X297 Gongchu) 573338 A7 printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs ------ ^ --___, Invention Description () Then, the photoresist layer m is used as a hard cover, and the electricity is used to expose it The dielectric coating layer has just been subjected to the first-dry-type process to remove the divided dielectric coating layer 108 to form the structure shown in FIG. 1C. Next, a second dry etching process is performed, and trenches 122 are formed in the dielectric layer U6 and the dielectric layer 11Q by controlling the timing of the second dry etching process, as shown in FIG. 1D. Because the photoresist slag U4a covers part of the sidewall of the interlayer window, the second dry etching process cannot etch the part of the side wall of the interlayer window 11o covered by photoresist 114a, plus photoresist ii4a. Will react with the dielectric layer 106 to produce the compound 116. Therefore, after the second dry etching process is performed, a protrusion 132 is formed as shown in FIG. One side of the protrusion 132 is a photoresist residue] [14a, which is a compound 1 16 produced by the reaction between the dielectric layer 106 and the dielectric layer 106, and the other side is a dielectric layer 106. After the ashing step is performed, the photoresist residue 114a, the photoresist layer n4, the filling layer 112, and the compound 116 are removed, and a structure as shown in FIG. 1 is formed. After removing compound 116, the protrusions 丨 32 form fence-like protrusions ii! IFenCe DefeCtm ’fence-like protrusion defects 1 3 3 will be followed by Barrier Layer and Electrochemical Plating
Plating ; ECP)沉積具有較差的階梯覆蓋(Step c〇verage;)。 而且,在元件運作時,溝渠122中的柵攔狀突起缺陷in 更會造成元件電性的不穩定,而降低元件的可靠度。 因此,非常迫切需要發展出一種雙重金屬鑲嵌結構之 柵攔狀突起缺陷的改善方法,藉以有效地消除和改善溝渠 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公釐) (請先閲讀背面之注意事項再填寫本頁) 573338 A7 B7(Plating; ECP) deposition has poor step coverage (Step covalage;). In addition, during the operation of the device, the barrier-like protrusion defects in in the trench 122 will further cause the electrical instability of the device and reduce the reliability of the device. Therefore, it is very urgent to develop a method for improving the barrier-like protrusion defects of the double metal mosaic structure, so as to effectively eliminate and improve the trench. The paper size is applicable to the Chinese National Standard (CNS) A4 specification (210X297 mm) (Please read first (Notes on the back then fill out this page) 573338 A7 B7
五、發明説明() 中的栅棚狀突起缺陷,來製作優良品質的雙重金屬镶參纤 構’使後續之阻障層以及電化學電鍍沉積能有良好的階梯 (請先閲讀背面之注意事項再填寫本頁} 覆蓋。更可避免造成元件電性的不穩定,而提高元件的可 靠度。 發明目的及概述: 雲於上述習知製造雙重金屬鑲嵌結構之開口時,會在 溝渠中形成拇搁狀突起缺陷,而使後續製程之階梯覆蓋變 差。並導致元件的電性穩定度降低,進而嚴重影響元件的 可靠度。 本發明之目的為提供一種雙重金屬鑲嵌結構之柵攔狀 突起缺陷的改善方法,藉以有效地消除和改善溝渠中的拇 攔狀突起缺陷,來獲得優良之溝渠外型,使後續之,阻障層 以及電化學電鍍沉積能有良好的階梯覆蓋。更可避免造成 元件電性的不穩定’而提高元件的可靠度。 經濟部智慧財產局員工消費合作社印製 根據以上所述之目的,本發明更提供了 一種雙重金屬 鎮嵌結構之開口的製造方法,係使用具有雙射頻電源的乾 式蚀刻機台,本發明之改善方法至少包括:提供基材,其 中基材上依序堆疊有蝕刻終止層、氧化層、介電層、以及 介電覆層’且有介層窗形成於姓刻終止層、氧化層、介電 層、以及介電覆層中,而約暴露出部分之蝕刻終止層,部 分之介層窗充填有填充層,填充層係覆蓋在暴露之此部分 之蝕刻終止層上;形成光阻層覆蓋在介電覆層上,其中光 阻層中形成有溝渠圖案,部分之光阻層沿著介層窗的側壁 5Fifth, the description of the invention of the grid-like protrusion defects () to make a good quality double metal mosaic fiber structure, so that the subsequent barrier layer and electrochemical plating deposition can have a good step (Please read the precautions on the back first Fill out this page again} Cover. It can also avoid the instability of the electrical components and improve the reliability of the components. Purpose and summary of the invention: When manufacturing the opening of the double metal mosaic structure in the above-mentioned conventional practice, a thumb will be formed in the trench. The protuberances are shaped like defects, which makes the step coverage of subsequent processes worse. It also reduces the electrical stability of the components, which seriously affects the reliability of the components. The object of the present invention is to provide a barrier-like protuberance defects with a double metal mosaic structure. The improvement method can effectively eliminate and improve the thumb-like protrusion defects in the trench to obtain an excellent trench appearance, so that the subsequent step, the barrier layer and the electrochemical plating deposition can have a good step coverage. It can also avoid causing Component electrical instability increases the reliability of the component. Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs based on the above For the purpose, the present invention further provides a method for manufacturing an opening of a dual-metal embedded structure, which uses a dry etching machine with dual RF power sources. The improvement method of the present invention includes at least: providing a substrate, wherein An etch stop layer, an oxide layer, a dielectric layer, and a dielectric coating layer are stacked, and a dielectric window is formed in the etch stop layer, the oxide layer, the dielectric layer, and the dielectric coating layer, and about a portion is exposed. In the etching stop layer, a part of the interlayer window is filled with a filling layer, and the filling layer is covered on the exposed stop layer of the exposed portion; a photoresist layer is formed on the dielectric cover, and a trench is formed in the photoresist layer Pattern, part of the photoresist layer along the sidewall of the via window 5
573338 A7 ____ B7 經濟部智慧財產局員工消費合作社印製 五、發明説明() 流入介層窗中,而形成光阻渣滓;以光阻層為硬罩幕,來 進行第一乾式蝕刻製程,藉以去除部分之介電覆層;以光 阻層為硬罩幕’來進行第一乾式餘刻製程,藉以在介電層 中形成溝渠,其中光阻渣滓與部分之介電層形成一突出 物’利用偏壓電源’來進行離子爲擊(I〇n Bombardment)步 驟’以去除此突出物;以及進行灰化步驟,藉以去除光阻 層和填充層,而暴露出部分之蝕刻終止層。 發明詳細說明: 本發明揭露一種雙重金屬鑲嵌結構之栅攔狀突起缺陷 的改善方法,適用於先蝕刻介層窗(Via First)之雙重金屬鎮 嵌結構的製程。本發明係使用具有雙射頻電源的乾式蚀刻 機台來進行溝渠蝕刻,利用偏壓電源所產生的離子轟擊來 去除栅欄狀突起缺陷,以增加溝渠蝕刻的可靠度,進而獲 得優良之溝渠外型。為了使本發明之敘述更加詳盡與完 備’可參照下列描述並配合第2A圖至第2F圖之圖示。 請參照第2A圖至第2F圖,第2A圖至第2F圖為繪示 本發明之雙重金屬鍈嵌結構之開口的製造流程剖面囷。運 用本發明之方法製造雙重金屬鑲嵌結構之開口時,首先在 半導體之基材200上覆蓋一層蝕刻終止層202,以準確控 制介層窗之蝕刻終點,其中蝕刻終止層202之材料可例如 為碳化矽,其厚度可為500埃。蝕刻終止層202上可覆蓋 一層例如由TEOS所形成的氧化層204,其厚度可為3〇〇 埃0 (請先閲讀背面之注意事項再填寫本頁) 丨裝· 訂· %· 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公釐) 573338 A7 B7 五、發明説明() (請先閲讀背面之注意事項再填寫本頁) 再利用例如化學氣相沉積的方式,在氧化層204上覆 蓋介電層206 ’其中介電層206之材料可為例如黑鑽石 (Black Diamond)材料之低介電常數材料,其厚度可為78〇〇 埃。在介電層206形成後,再於介電層206上覆蓋一層例 如由氮氧化矽(SiON)所組成的介電覆層208,其厚度可為 1 2 0 0埃。接著’以餘刻終止層2 〇 2為钱刻終點,對介電覆 層208以及其下之介電層2〇6進行蝕刻,而形成介層窗 210。部分介層窗210中填入有填充層212,其中填充層212 的材料可例如為光阻材料,而形成如第2A圖所示之結構。 經濟部智慧財產局員工消費合作社印製 之後,再利用例如化學氣相沉積的方式形成光阻層2 j 4 覆蓋在介電覆層208上,其上並形成有溝渠圖案22〇,並 暴露部分之介電覆層208以及介層窗210 ,而形成如第2B 圖所示之結構。其中,如前所述,有部分之光阻層2丨4會 沿著介層窗2 1 0的側壁流入介層窗2 1 0中,而形成光阻清 滓214a。然後,以光阻層214為硬罩幕,並利用電漿在暴 露之介電覆層208進行第一乾式蝕刻製程,藉以去除部分 之;I電覆層208’而形成如第2C圖所示之結構。其中,第 一乾式蝕刻製程的製程條件為:控制製程壓力在8〇毫托爾 (mTorr ; mT);主電源的功率為800瓦特(w),偏壓電源的 功率為〇瓦特;使用的反應氣體包括:四氟化碳(cf4)、氧 氣(〇2)和氬氣(Ar),其中四氟化碳的流量為80標準立方公 分每分鐘(SCCM) ’氧氣的流量為2SCCM,氬氣的流量為 160 SC CM ;第一乾式蝕刻製程的進行時間為35秒。 7 本紙張尺度適用中國國家標準(CNS)A4規格(210χ 297公楚) 573338 A7 經濟部智慧財產局員工消費合作社印製 五、發明説明() 然後,以光阻層214為硬罩幕,並利用電漿在暴露之 w電層206進行第二乾式蝕刻製程,藉以去除部分之介電 層206,而在介電| 2〇6中、以及介層冑21〇上形成溝渠 222 ’如第2D圖所示。其中第二乾式㈣製程的製程條件 為·控制製程壓力為80毫托爾;主電源的功率為8〇〇瓦特, 偏壓電源的功率為〇瓦特;使用的反應氣體包括四氟化 碳、氛氣(NO和氬氣,其中四氟化碳的流量為8〇 sccM, 氮氣的流量為100 SCCM,氬氣的流量為16〇 SCCM :第二 乾式蝕刻製程的進行時間為27秒。 如則所述,第二乾式蝕刻製程無法蝕刻到被光阻渣滓 2 1 4a所覆蓋住的部分介層窗2丨〇側壁,加上光阻渣滓2 1 & 會與介電層206反應,而產生化合物216,形成如第2D圖 所不之突出物232。在去除化合物216之後,突出物232 便會形成栅攔狀突起缺陷,故突出物232必須被及時去 除,否則將影響後續的製程,大幅降低元件的可靠度。 因此’本發明的主要特徵為使用雙射頻電源的乾式蝕 刻機台的偏壓電源所產生的離子轟擊步驟,來去除突出物 232,藉以避免產生栅欄狀突起缺陷。本發明所使用之雙射 頻電源的乾式蝕刻機台可為例如:日本東京電子公司(TEL) 所生產的Tiger反應室。進行離子轟擊步驟3〇〇後,突出 物232便被去除,而形成如第2E圖所示的結構。其中離子 轟擊步驟3 00的製程條件為:控制製程壓力為3〇毫托爾; 主電源的功率為500瓦特,偏壓電源的功率為2〇〇瓦特至 本紙張尺度適用中國國家標準(〇^5)八4規格(210x297公釐) (請先閲讀背面之注意事項再填寫本頁) :裝· -訂· % 573338 A7573338 A7 ____ B7 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs. 5. Description of the invention () flows into the interlayer window to form a photoresist residue; the photoresist layer is used as a hard cover to perform the first dry etching process. Part of the dielectric coating is removed; the photoresist layer is used as a hard cover to perform the first dry-etching process to form a trench in the dielectric layer, where the photoresist dross forms a protrusion with a portion of the dielectric layer. A bias power source is used to perform an Ion Bombardment step to remove this protrusion; and an ashing step is performed to remove the photoresist layer and the filling layer and expose a part of the etch stop layer. Detailed description of the invention: The present invention discloses a method for improving the barrier-like protrusion defects of a double metal mosaic structure, which is suitable for the process of etching the double metal embedded structure of the Via First first. The present invention uses a dry etching machine with dual radio frequency power sources to perform trench etching, and uses ion bombardment generated by a bias power source to remove fence-like protrusion defects, thereby increasing the reliability of trench etching, thereby obtaining an excellent trench appearance. . In order to make the description of the present invention more detailed and complete, reference may be made to the following description and the illustrations of FIGS. 2A to 2F. Please refer to FIG. 2A to FIG. 2F, and FIGS. 2A to 2F are cross-sections 制造 illustrating the manufacturing process of the opening of the double metal embedded structure of the present invention. When the method of the present invention is used to manufacture the opening of the dual metal damascene structure, an etch stop layer 202 is first covered on the semiconductor substrate 200 to accurately control the etching end point of the via window. The material of the etch stop layer 202 may be, for example, carbonization. Silicon, which can be 500 angstroms thick. The etch stop layer 202 may be covered with an oxide layer 204 formed of, for example, TEOS, and the thickness may be 300 angstroms 0 (please read the precautions on the back before filling this page) 丨 binding ·% · This paper size Applicable to China National Standard (CNS) A4 specification (210X297 mm) 573338 A7 B7 V. Description of the invention () (Please read the precautions on the back before filling this page) Then use the method such as chemical vapor deposition on the oxide layer 204 The overlying dielectric layer 206 ′ may be a low-dielectric constant material such as a Black Diamond material, and may have a thickness of 7800 angstroms. After the dielectric layer 206 is formed, the dielectric layer 206 is covered with a dielectric coating layer 208, for example, composed of silicon oxynitride (SiON), and the thickness thereof may be 120 angstroms. Then, using the remaining stop layer 202 as the end point of the etching, the dielectric coating 208 and the underlying dielectric layer 206 are etched to form a dielectric window 210. A part of the interlayer window 210 is filled with a filling layer 212. The material of the filling layer 212 may be, for example, a photoresist material, and a structure as shown in FIG. 2A is formed. After printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs, a photoresist layer 2 j 4 is formed using a method such as chemical vapor deposition to cover the dielectric coating 208, and a trench pattern 22 is formed thereon, and the exposed part is formed. The dielectric coating 208 and the dielectric window 210 form a structure as shown in FIG. 2B. Among them, as mentioned above, a part of the photoresist layer 2 丨 4 flows into the interlayer window 2 10 along the sidewall of the interlayer window 2 10 to form a photoresist layer 214a. Then, the photoresist layer 214 is used as a hard mask, and a first dry etching process is performed on the exposed dielectric coating 208 by using a plasma to remove a portion thereof; the electrical coating 208 'is formed as shown in FIG. 2C. The structure. The process conditions of the first dry etching process are: controlling the process pressure at 80 millitorr (mTorr; mT); the power of the main power supply is 800 watts (w), and the power of the bias power supply is 0 watts; the reaction used Gases include: carbon tetrafluoride (cf4), oxygen (〇2), and argon (Ar). The flow rate of carbon tetrafluoride is 80 standard cubic centimeters per minute (SCCM). The flow rate of oxygen is 2SCCM. The flow rate is 160 SC CM; the duration of the first dry etching process is 35 seconds. 7 This paper size applies the Chinese National Standard (CNS) A4 specification (210 × 297 Gongchu) 573338 A7 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Description of the invention () Then, the photoresist layer 214 is used as a hard cover, and A second dry etching process is performed on the exposed w electric layer 206 by using a plasma to remove a part of the dielectric layer 206, and a trench 222 is formed in the dielectric | 206 and the dielectric layer 胄 21 ′ as in 2D. As shown. The process conditions of the second dry-type osmium process are: the control process pressure is 80 mTorr; the power of the main power supply is 800 watts, and the power of the bias power supply is 0 watts; the reaction gas used includes carbon tetrafluoride, atmosphere (NO and argon, of which the flow rate of carbon tetrafluoride is 80 sccM, the flow rate of nitrogen is 100 SCCM, and the flow rate of argon gas is 160 SCCM: the duration of the second dry etching process is 27 seconds. It is stated that the second dry etching process cannot etch to the side wall of part of the dielectric window 2 covered by the photoresist slag 2 1 4a, and the photoresist slag 2 1 & will react with the dielectric layer 206 to generate a compound 216, forming protrusions 232 that are not shown in Figure 2D. After removing compound 216, protrusions 232 will form barrier-like protrusion defects, so protrusions 232 must be removed in time, otherwise it will affect subsequent processes and greatly reduce The reliability of the element. Therefore, the main feature of the present invention is the ion bombardment step generated by the bias power of the dry etching machine using the dual RF power source to remove the protrusions 232 to avoid the generation of fence-like protrusion defects. The dry etching machine with dual RF power sources used in the present invention may be, for example, a Tiger reaction chamber produced by Tokyo Electronics Co., Ltd. (TEL) of Japan. After performing ion bombardment step 300, the protrusions 232 are removed, and formed as The structure shown in Figure 2E. The process conditions for ion bombardment step 300 are: the control process pressure is 30 mTorr; the power of the main power source is 500 watts, and the power of the bias power source is 200 watts to the paper. The scale is applicable to the Chinese national standard (〇 ^ 5) 8 4 specifications (210x297 mm) (Please read the precautions on the back before filling in this page): installed ·-ordered ·% 573338 A7
五、發明説明() 3〇〇瓦特之間;使用的反應氣體包括氮氣和氧氣,其中氮 氣的流量為200 SCCM,氧氣的流量為3 SCCM :離子轟擊 步驟300的進行時間為1 5秒。 然後,進行灰化步驟,以去除光阻渣滓2l4a、光阻層 214和和填充層212,而形成如第2F所示之結構。其中灰 化步驟的製程條件為:控制製程壓力為、45毫托爾;主電源 的功率為400瓦特,偏壓電源的功率為〇瓦特;使用的反 應氣體包括氧氣,其中氧氣的流量為4〇〇 SCCM :灰化步驟 的進行時間為90秒。 本發明之優點為提供一種雙重金屬鑲嵌結構之柵欄狀 突起缺陷的改善方法,本發明可有效地消除和改善溝渠中 的栅欄狀突起缺陷,而獲得優良之溝渠外型,故後續之阻 障層以及電化學電鍍沉積能有良好的階梯覆蓋。並能避免 造成元件電性的不穩定,而提高元件的可靠度。 如熟悉此技術之人員所瞭解的,以上所述僅為本發明 之較佳實施例而已,並非用以限定本發明之申請專利範 圍;凡其它未脫離本發明所揭示之精神下所完成之等效改 變或修飾,均應包含在下述之申請專利範圍内。圓式簡單說明: 經濟部智慧財產局員工消費合作社印製 列 下 以 輔 中 字 文 明 說 之 述 前 於: 已中 例其 施, 實述 佳闡 較的 的細 明詳 發更 本做 形 圖V. Description of the invention () Between 300 watts; the reaction gases used include nitrogen and oxygen, wherein the flow of nitrogen is 200 SCCM and the flow of oxygen is 3 SCCM: the time of ion bombardment step 300 is 15 seconds. Then, an ashing step is performed to remove the photoresist dross 214a, the photoresist layer 214, and the filling layer 212 to form a structure as shown in FIG. 2F. The process conditions of the ashing step are as follows: the control process pressure is 45 mTorr; the power of the main power source is 400 watts, and the power of the bias power source is 0 watts; the reaction gas used includes oxygen, wherein the flow rate of the oxygen is 4%. 〇SCCM: The ashing step was performed for 90 seconds. The advantage of the present invention is to provide a method for improving the fence-like protrusion defects of the double metal mosaic structure. The invention can effectively eliminate and improve the fence-like protrusion defects in the trench, and obtain an excellent trench appearance, so the subsequent barriers Layers as well as electrochemical plating can have good step coverage. And can avoid causing the electrical instability of the component, and improve the reliability of the component. As will be understood by those familiar with this technology, the above descriptions are merely preferred embodiments of the present invention, and are not intended to limit the scope of patent application for the present invention; all others completed without departing from the spirit disclosed by the present invention, etc. Effective changes or modifications should be included in the scope of patent application described below. Brief explanation in round form: Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs, the following is supplemented with Chinese characters.
第 至 圖 A . 1造 第製 的 D 圖 面 剖 程 流Figure A to Figure A. D drawing plane profile flow
開 之 構 結 欲 鋇 屬 金 雙 知 習 示 繪及 為以 圖 ·, E 本紙張尺度適用中國國家標準(CNS)A4規格(210X 297公釐) (請先閱讀背面之注意事項再填寫本頁>The structure of the opening is shown in the figure. The paper size is applicable to the Chinese National Standard (CNS) A4 specification (210X 297 mm). (Please read the precautions on the back before filling in this page>
經濟部智慧財產局員工消費合作社印製 573338 A7 B7 五、發明説明() 第2A圖至第2F圖為繪示本發明之雙重金屬鑲嵌結構 之開口的製造流程剖面圖。 圓號對照說明: 100、200 基材 102、202 蝕刻終止層 104、204 氧化層 106、206 介電層 108、208 介電覆層 1 10、210 介層窗 1 1 2、2 1 2 填充層 1 1 4、2 1 4 光阻層 1 14a、214a 光阻渣滓 116' 216 化合物 120、220 溝渠圖案 122 > 222 溝渠 132、232 突出物 133 栅欄狀突起缺陷 300 離子轟擊步驟 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公釐) (請先閲t背面之注意事項再填寫本頁)Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 573338 A7 B7 V. Description of the Invention () Figures 2A to 2F are cross-sectional views showing the manufacturing process of the opening of the double metal inlaid structure of the present invention. Correspondence explanation: 100, 200 substrate 102, 202 etch stop layer 104, 204 oxide layer 106, 206 dielectric layer 108, 208 dielectric coating 1 10, 210 dielectric window 1 1 2, 2 1 2 filling layer 1 1 4, 2 1 4 Photoresist layer 1 14a, 214a Photoresist dross 116 '216 Compound 120, 220 trench pattern 122 > 222 trench 132, 232 protrusion 133 fence-like protrusion defect 300 ion bombardment procedure This paper scale applies to China National Standard (CNS) A4 Specification (210X297 mm) (Please read the precautions on the back of t before filling this page)
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91124585A TW573338B (en) | 2002-10-23 | 2002-10-23 | Method for improving fence defect of dual damascene structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91124585A TW573338B (en) | 2002-10-23 | 2002-10-23 | Method for improving fence defect of dual damascene structure |
Publications (1)
Publication Number | Publication Date |
---|---|
TW573338B true TW573338B (en) | 2004-01-21 |
Family
ID=32734270
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW91124585A TW573338B (en) | 2002-10-23 | 2002-10-23 | Method for improving fence defect of dual damascene structure |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW573338B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108831857A (en) * | 2018-06-13 | 2018-11-16 | 上海华力微电子有限公司 | A kind of production method of double damask structure |
-
2002
- 2002-10-23 TW TW91124585A patent/TW573338B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108831857A (en) * | 2018-06-13 | 2018-11-16 | 上海华力微电子有限公司 | A kind of production method of double damask structure |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11018021B2 (en) | Curing photo resist for improving etching selectivity | |
JP4454148B2 (en) | Improved oxide layer etching method | |
TWI261864B (en) | Recess gate and method for fabricating semiconductor device with the same | |
TW449872B (en) | Method for forming contacts of semiconductor devices | |
JP3213803B2 (en) | Method for forming slope contact hole in semiconductor using high-density plasma etching equipment | |
TW413866B (en) | Method of etching doped silicon dioxide with selectivity to undoped silicon dioxide with a high density plasma etcher | |
US7087515B2 (en) | Method for forming flowable dielectric layer in semiconductor device | |
JP3348553B2 (en) | Forming connection holes | |
TW200524051A (en) | Minimizing the loss of barrier materials during photoresist stripping | |
JP2006024730A (en) | Manufacturing method of semiconductor device | |
KR100555512B1 (en) | Manufacturing method for semiconductor device using poly silicon etching mask | |
TW201419417A (en) | Method for enhancing etch selectivity of low dielectric material to TiN hard mask | |
CN1661799B (en) | Semiconductor device | |
TW573338B (en) | Method for improving fence defect of dual damascene structure | |
KR20020096678A (en) | Method for forming the dual damascene line | |
US7030009B2 (en) | Method for forming metal interconnect in a carbon containing silicon oxide film | |
JP3803528B2 (en) | Semiconductor device manufacturing method and semiconductor device | |
KR20020017764A (en) | Method for making capacitor | |
KR20080060020A (en) | Method for manufacturing of semiconductor device | |
KR100900773B1 (en) | Method for fabricating contact hole in semiconductor device | |
TW439218B (en) | Via formation method for integrated circuit | |
KR101181271B1 (en) | Method for Forming Metal Line of Semiconductor Device | |
JP2001332510A (en) | Semiconductor and its manufacturing method | |
TW200830461A (en) | Damascene interconnection structure and dual damascene process thereof | |
KR100548564B1 (en) | method for forming bit line |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |