TW559986B - Method of fabricating shallow trench isolation - Google Patents
Method of fabricating shallow trench isolation Download PDFInfo
- Publication number
- TW559986B TW559986B TW91110483A TW91110483A TW559986B TW 559986 B TW559986 B TW 559986B TW 91110483 A TW91110483 A TW 91110483A TW 91110483 A TW91110483 A TW 91110483A TW 559986 B TW559986 B TW 559986B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- trench isolation
- shallow trench
- oxide layer
- isolation structure
- Prior art date
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 23
- 239000010410 layer Substances 0.000 claims abstract description 140
- 238000001514 detection method Methods 0.000 claims abstract description 37
- 239000011247 coating layer Substances 0.000 claims abstract description 29
- 239000000758 substrate Substances 0.000 claims abstract description 29
- 230000003287 optical effect Effects 0.000 claims abstract description 11
- 238000005498 polishing Methods 0.000 claims abstract description 8
- 238000000034 method Methods 0.000 claims description 38
- 229920002120 photoresistant polymer Polymers 0.000 claims description 13
- 239000000126 substance Substances 0.000 claims description 10
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 7
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 7
- 239000000463 material Substances 0.000 claims description 7
- 238000007517 polishing process Methods 0.000 claims description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 7
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 5
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims description 3
- 238000005259 measurement Methods 0.000 claims description 3
- 238000005229 chemical vapour deposition Methods 0.000 claims description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims 2
- 229910052760 oxygen Inorganic materials 0.000 claims 2
- 239000001301 oxygen Substances 0.000 claims 2
- 239000006117 anti-reflective coating Substances 0.000 claims 1
- 238000005234 chemical deposition Methods 0.000 claims 1
- 238000005375 photometry Methods 0.000 claims 1
- 238000009413 insulation Methods 0.000 abstract description 2
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000002310 reflectometry Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000003667 anti-reflective effect Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 210000003323 beak Anatomy 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- DYIZHKNUQPHNJY-UHFFFAOYSA-N oxorhenium Chemical compound [Re]=O DYIZHKNUQPHNJY-UHFFFAOYSA-N 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
- 229910003449 rhenium oxide Inorganic materials 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Landscapes
- Element Separation (AREA)
Abstract
Description
559986 五、發明說明(1) 本發明是有關於一種元件隔離結構之製造方法,且特 別是有關於一種淺溝渠隔離結構(S h a 1 1 〇 w T r e n c h Isolation’簡稱$ TI )之製造方法,以提高淺溝渠隔離結 構終點偵測(E n d - p 〇 i n t D e t e c t i n g )之穩定度。 在積體電路蓬勃發展的今日,元件縮小化與積集化是 必然之趨勢,也是各界積極發展的重要課題。當元件尺寸 逐漸縮小’積集度(Integration)逐漸提高,元件間的隔 離結構也必須縮小,因此元件隔離技術困難度也逐漸增 局。過去元件隔離有利用區域氧化法(L〇cai 〇xidation, LOCOS)來形成的場氧化層(Fieid Oxide),由於場氧化層 受限於其外型之鳥嘴(Bird,s Beak)特性,要縮小其尺寸 貫有困難。有鑒於此,已有其他元件隔離方法持續被發展 出來’其中以淺溝渠隔離(Shallow Trench Isolation, sti)最被廣泛應用,尤其應用於次半微米(Sub 一 half Micron)的積體電路製程中。 習知的淺溝渠隔離結構之製造方法是先於基底上形成 塾氧化層(Pad Oxide )與氮化矽罩幕層,再利用非等向 性(Ani sotropi c )乾蝕刻法於基底中蝕刻出陡峭的溝 渠。接著’再將溝渠填滿絕緣層並利用化學機械研磨製程 去除溝渠外的絕緣層,作為元件隔離結構。最後去除氮化 矽罩幕層與墊氧化層。 然而’習知作法在進行化學機械研磨製程時並未提及 任何有關於穩定終點偵測(End Point Detecting)的方 法。因為在元件尺寸愈來愈小與積集化發展的同時,平常559986 V. Description of the invention (1) The present invention relates to a method for manufacturing a component isolation structure, and in particular to a method for manufacturing a shallow trench isolation structure (S ha 1 1 0w Trench Isolation 'for short, $ TI). In order to improve the stability of the end point detection (E nd-point Detecting) of the shallow trench isolation structure. In today's booming development of integrated circuits, component downsizing and integration are an inevitable trend and an important issue for the active development of all sectors. When the component size is gradually reduced, the integration level is gradually increased, and the isolation structure between components must be reduced, so the difficulty of component isolation technology is gradually increasing. In the past, device isolation used field oxide (LOCOS) to form a field oxide layer (Fieid Oxide). The field oxide layer is limited by its bird (beak) characteristics. It has always been difficult to reduce its size. In view of this, other component isolation methods have been continuously developed. Among them, Shallow Trench Isolation (STI) is most widely used, especially in Sub-half Micron integrated circuit manufacturing processes. . A conventional method for manufacturing a shallow trench isolation structure is to form a pad oxide layer and a silicon nitride mask layer on a substrate, and then use an anisotropic (Ani sotropi c) dry etching method to etch out the substrate. Steep ditch. Then, the trench is filled with an insulating layer and a chemical mechanical polishing process is used to remove the insulating layer outside the trench as a component isolation structure. Finally, the silicon nitride mask layer and pad oxide layer are removed. However, the conventional method does not mention any method about the stable end point detection during the CMP process. Because while the component size is getting smaller and smaller and the accumulation is developing,
7382twf.ptd 第5頁 559986 五、發明說明(2) 用來作為研磨終點的氮化矽罩幕層會愈來愈薄,所以 影響終點偵測的穩定性,致使終點偵測的可靠度降低,因 此如何達到終點债測之穩定已是不可忽視的問題。 本發明提供一種淺溝渠隔離結構之製造方法,以 ,點偵測的穩定度,其方法包括於一基底上依序形成一墊 氧化層、一罩幕層、一介電抗反射塗佈層(Dielectric Anti-Reflection Coating,簡稱DAR 盥一 (w),然後於頂蓋氧化層上形成一圖員=:: 層,並以此圖案化光阻層為罩幕,對頂蓋氧化層、 ^射塗佈層、罩幕層與墊氧化層進行㈣,並持續餘刻】 基底内,以形成一溝渠。接著去除圖案化光阻層,再於溝 渠表面形成一襯氧化層’且於基底上形成一絕緣層並填滿 =。隨後以罩幕層作為研磨終點,利用—化學機械研磨 去除罩幕層上之部分絕緣層、介電抗反射塗佈層盥頂 盍氧化層,且化學機械研磨製程中係使用一光學終點^ ^統作終點偵測,其中罩幕層的厚度被控制在一第一固定 祀圍,且介電抗反射塗佈層的厚度被控制在一第二固定 圍,使得光學終點偵測系統所使用之光源可以產生具有 大之反射光訊號。然後再去除罩幕層與墊氧化層。 為了達到穩定終點偵測之效果,本發明係搭配罩幕声 與抗反射層㈣才冓,即㈣罩幕層與抗反射層#結構在: 固定厚度範圍内,以提高終點偵測時之基底反射率,因為 基,反射率愈大,則終點偵測之可靠度(Reliabiη”) 愈尚,進而達到淺溝渠隔離結構之終點偵測(End p〇i討7382twf.ptd Page 5 559986 V. Description of the invention (2) The silicon nitride mask layer used as the polishing end point will become thinner and thinner, so it will affect the stability of the end point detection and reduce the reliability of the end point detection. Therefore, how to achieve the stability of the end-point debt measurement is an issue that cannot be ignored. The invention provides a method for manufacturing a shallow trench isolation structure with the stability of point detection. The method includes sequentially forming a pad oxide layer, a mask layer, and a dielectric anti-reflection coating layer on a substrate. Dielectric Anti-Reflection Coating, abbreviated as DAR (W), and then a patterner = :: layer is formed on the top cover oxide layer, and the patterned photoresist layer is used as a mask to illuminate the top cover oxide layer. The coating layer, the mask layer, and the pad oxide layer are rubbed, and continue for a while.] A trench is formed in the substrate. Then, the patterned photoresist layer is removed, and an oxide layer is formed on the surface of the trench and formed on the substrate. An insulating layer is filled with =. Subsequently, the mask layer is used as the polishing end point, and a part of the insulating layer and the dielectric anti-reflection coating layer on the mask layer are removed by chemical mechanical polishing, and the chemical mechanical polishing process The middle system uses an optical endpoint ^^ system for endpoint detection. The thickness of the mask layer is controlled at a first fixed target, and the thickness of the dielectric anti-reflection coating layer is controlled at a second fixed target. Used by optical endpoint detection systems The light source can generate a large reflected light signal. Then the mask layer and the pad oxide layer are removed. In order to achieve the effect of stable endpoint detection, the present invention is matched with the mask sound and the anti-reflection layer, that is, the mask layer The structure with the anti-reflective layer # is in a fixed thickness range to improve the base reflectance at the end point detection, because the greater the base, the greater the reflectance, the more reliable the end point detection (Reliabiη), and then reach shallow trenches Endpoint detection of isolated structures
559986 五、發明說明(3) '559986 V. Description of Invention (3) ''
Detecting )之穩定效果。 ▲為讓本發明之上述和其他目的、特徵和優點能更明顯 易懂,下文特舉一較佳實施例,並配合所附圖式,作詳細 說明如下: ' 標記之簡單說明: 1 0 0 ·基底 1 0 2 :墊氧化層 104,l〇4a :罩幕層 1 0 6 ·介電抗反射塗佈層 I 〇 8 :氧化石夕層 II 2 :光阻層 11 4 :溝渠 11 6 :概氧化層 11 8,11 8 a :絕緣層 1 2 0 :淺溝渠隔離結構 實施例 第1A圖至第1E圖是依照本發明一較佳實施例一種淺溝 渠隔離結構之製作流程剖面示意圖。 請參照第1A圖,於石夕基底1 〇 〇上依序形成一墊氧化層 (Pad Oxide) 102、一罩幕層1〇4、一介電抗反射塗佈層 (Die1ectric Anti-Ref1ection Coating,簡稱DARC ) 106與一層頂蓋氧化層(Cap Oxide )108,然後於頂蓋氧 化層(Cap Oxide) 108上形成一層圖案化光阻層。其 中’塾氧化層102是用來保護基底100免於遭受後續製程的Detecting). ▲ In order to make the above and other objects, features, and advantages of the present invention more comprehensible, a preferred embodiment is given below and described in detail with the accompanying drawings as follows: '' Brief description of the mark: 1 0 0 · Substrate 102: pad oxide layer 104, 104a: mask layer 106; dielectric anti-reflection coating layer I 08: oxide layer II2: photoresist layer 11 4: trench 11 6: Almost oxide layers 11 8 and 11 8 a: Insulating layer 12 0: Shallow trench isolation structure embodiment FIGS. 1A to 1E are schematic cross-sectional views illustrating a manufacturing process of a shallow trench isolation structure according to a preferred embodiment of the present invention. Referring to FIG. 1A, a pad oxide layer 102, a curtain layer 104, and a dielectric anti-reflection coating (Die1ectric Anti-Ref1ection Coating) are sequentially formed on the Shixi substrate 100. (DRC for short) 106 and a cap oxide layer (Cap Oxide) 108, and then a patterned photoresist layer is formed on the cap oxide layer (Cap Oxide) 108. Among them, the rhenium oxide layer 102 is used to protect the substrate 100 from subsequent processes.
7382twf.ptd 第 7 頁 5599867382twf.ptd page 7 559986
五、發明說明(4) 破壞的,其形成方式例如熱氧化法;而罩幕層 方式例如化學氣相沉積法’其材質例如是氮化矽的二成 抗反射塗佈層1 〇6可減少光阻曝光時造成之誤差;# 化層108係作為介電抗反射塗佈層1〇6的補強層,’ 、H 抗反射的功能。 ^ 〃 而為了達到穩定淺溝渠隔離結構之終點偵測(hd Point Detecting)之效果,需提高基底反射率,故搭配 罩幕層1 0 4與介電抗反射塗佈層1 〇 6的結構,例如控制罩幕 層1 04或是罩幕層丨04與介電抗反射塗佈層丨〇6的厚&度在一 固定範圍内;舉例來說,如果光學終點偵測系統 (Optical End Point Detection System)所使用的偵測 光波長為637奈米時,罩幕層i〇4的厚度需在12〇〇〜1800埃 之間’且較佳範圍為1 2 0 0〜1 6 0 0埃之間;介電抗反射塗佈 層1 0 6的厚度則例如是在4 5 0〜1 〇 5 0埃之間。因此依照上述 結構可以改善終點偵測之可靠度(Re丨i ab i丨i t y ),使得 光學終點偵測系統所使用之光源可以產生具有最大之反射 光訊號。 接著,請參照第1 B圖,以光阻層11 2為罩幕對其下層 之頂蓋氧化層108、介電抗反射塗佈層1〇6、罩幕層104與 墊氧化層1 0 2進行蝕刻,並持續蝕刻至基底1 〇 〇以形成一溝 渠11 4。蝕刻的方法例如使用非等向性钱刻製程。然後去 除此光阻層11 2。 接者’請參照第1 C圖,於溝渠11 4的表面形成一概氧 化層(Liner Oxide ) 116。然後於基底1〇〇上形成一層絕V. Description of the invention (4) Damaged, its formation method such as thermal oxidation method; and the cover layer method such as chemical vapor deposition method, the material of which is, for example, 20% anti-reflection coating layer of silicon nitride can be reduced. Error caused by photoresist exposure; # 化 层 108 is used as a reinforcement layer of the dielectric anti-reflection coating layer 106, and has the function of anti-reflection. ^ 〃 In order to achieve the effect of stabilizing the end point detection of the shallow trench isolation structure (hd point detecting), it is necessary to improve the base reflectivity. Therefore, the structure of the mask layer 104 and the dielectric anti-reflection coating layer 106 is used. For example, the thickness of the mask layer 104 or the thickness of the mask layer 04 and the dielectric anti-reflection coating layer 06 is within a fixed range; for example, if the optical end point detection system (Optical End Point When the detection light wavelength used by the Detection System is 637 nanometers, the thickness of the cover layer i04 needs to be between 120 and 1800 angstroms' and the preferred range is 1 2 0 0 to 1 600 angstroms. The thickness of the dielectric anti-reflection coating layer 106 is, for example, between 450 and 105 angstroms. Therefore, the reliability of the end point detection (Re 丨 i ab i 丨 i t y) can be improved according to the above structure, so that the light source used by the optical end point detection system can generate the maximum reflected light signal. Next, referring to FIG. 1B, the photoresist layer 112 is used as a mask to cover the top oxide layer 108, the dielectric anti-reflection coating layer 106, the mask layer 104, and the pad oxide layer 102. Etching is performed, and etching is continued to the substrate 100 to form a trench 114. The etching method uses, for example, an anisotropic money engraving process. This photoresist layer 11 2 is then removed. Please refer to FIG. 1C to form a linear oxide layer 116 on the surface of the trench 114. A layer of insulation is then formed on the substrate 100
7382twf.ptd 第8頁 559986 五、發明說明(5) 緣層11 8並填滿溝渠i丨4,此絕緣層丨丨8的材質例如是氧化 矽’其形成方法例如是高密度電漿化學氣相沈積法(H i扣 Density Plasma CVD ) 〇 然後’請參照第1 D圖,用罩幕層丨〇4作為研磨終點, 利用化學機械研磨法去除罩幕層丨〇 4上之絕緣層丨丨8、介電 抗反射塗佈層106與氧化層1〇8,且化學機械研磨製程中係 使用=光學終點偵測系統作終點偵測。由於罩幕層丨與 介電抗反射塗佈層1〇6的厚度被控制在一固定範圍内,因 此在作研磨終點偵測時,可以使得光學終點偵測系统所使 用之光源可以產生具有最大之反射光訊號,故提高了基底 100之反射率,以達到穩定淺溝渠隔離結構之終點偵測的 效:,所以可以改善終點偵測之可靠度。化研 程後,絕緣層118a只存在於溝渠114中,而作為研磨終^ 的罩幕層104也會變成較原本厚度薄的罩幕層1〇“。 最後,請參照第1E圖,去除罩幕層1〇4a,當罩 l〇4a的材質例如是氮化矽時, 曰 使用熱磷酸溶液。隨後移:勢mtfi〇4a的方法例如 ^ ^ Μ .4120,^ /Λ ^ ^ ^ ^ 八玄陈万法例如以氫氟酸(HF )浸蝕。 為了驗證本發明之方法可確實提高反料,請參照 2A圖所示係模擬第ία圖至第士、上士 …、 .A ^ . ^ ^ ®主弟1b圖之方法中進行終點偵測時 的基底反料;以&㈣圖所示係模擬習知軍幕層 抗反2佈層的結構以進行終點偵測時的基底反:。 早举層104的厚度在1 200〜1 800埃之間,7382twf.ptd Page 8 559986 V. Description of the invention (5) The edge layer 11 8 fills the trench i 丨 4. The material of the insulating layer 丨 丨 8 is, for example, silicon oxide. Its formation method is, for example, high-density plasma chemical gas. Phase deposition method (Hidden Density Plasma CVD) 〇 Then 'Please refer to Figure 1D, using the mask layer 丨 04 as the end point of the polishing, using chemical mechanical polishing to remove the insulating layer on the mask layer 丨 04 8. The dielectric anti-reflection coating layer 106 and the oxide layer 108 are used for the end point detection in the chemical mechanical polishing process using the = optical end point detection system. Because the thickness of the mask layer 丨 and the dielectric anti-reflection coating layer 106 is controlled within a fixed range, the light source used by the optical endpoint detection system can produce the maximum The reflected light signal therefore improves the reflectivity of the substrate 100 to achieve the effect of stable end point detection of the shallow trench isolation structure: so the reliability of the end point detection can be improved. After the chemical process, the insulating layer 118a only exists in the trench 114, and the mask layer 104, which is the final polishing layer, will also become a thinner mask layer 10 ". Finally, please refer to Figure 1E, remove the mask For the curtain layer 104a, when the material of the cover 104a is, for example, silicon nitride, a thermal phosphoric acid solution is used. Then, the method of shifting the potential mtfi04a is, for example, ^^ M.4120, ^ / Λ ^^^^^ Xuan Chen Wanfa is etched with hydrofluoric acid (HF), for example. In order to verify that the method of the present invention can indeed improve the anti-material, please refer to the diagram shown in Figure 2A to simulate Figures ία to sergeants, sergeants ..., .A ^. ^ ^ ® In the method shown in Figure 1b, the base material is used for end point detection; as shown in the figure below, the structure of the conventional military curtain layer anti-anti 2 cloth layer is simulated to perform the base case when the end point is detected. The thickness of 104 is between 1 200 and 1 800 angstroms.
559986 五、發明說明(6) 而介電抗反射塗佈層〗06的厚度則在〇5〇埃之間時, 進行終點偵測而得到的基底1〇〇反射率與偵測厚度的關係 如第2A圖所不,其反射率的振幅(Ampli。心 0· 25。 句 然後,請參照第2B圖,依照習知罩幕層與介電抗反射 塗佈層的結構,進行終點偵測而得到的基底反射率與偵測 厚度的關係,如第2B圖所示,其反射率的振幅約為”、 〇. 1 7 5。因此可明顯得知本發明較習知方法於進行終點偵 測時能得到較高的基底反射率的振幅。 、”、 因此本發明之特徵在於搭配罩幕層與抗反射層的結 構,以提高基底反射率,進而達到淺溝渠隔離結構之終點 偵測(End Point Detecting)之穩定效果,所以可以改 善終點偵測之可靠度(Reiiability)。 、 雖然本發明已以一較佳實施例揭露如上,然其並非用 以限定本發明,任何熟習此技藝者,在不脫離本發明之籽 砷和範圍内,當可作些許之更動與潤飾,因此本發明之= 護範圍當視後附之申請專利範圍所界定者為準。 ’、559986 V. Description of the invention (6) When the thickness of the dielectric anti-reflection coating layer is between 0 and 50 angstroms, the relationship between the 100 reflectance of the substrate and the detected thickness is as follows: As shown in Figure 2A, the amplitude of its reflectivity (Ampli. Heart 0 · 25. Sentences, then please refer to Figure 2B. According to the conventional structure of the mask layer and the dielectric anti-reflection coating layer, the endpoint detection is performed. The relationship between the obtained substrate reflectance and the detection thickness is shown in FIG. 2B, and the amplitude of the reflectance is about "", 0.175. Therefore, it can be clearly seen that the present invention is more suitable for endpoint detection than the conventional method. A higher amplitude of the substrate reflectance can be obtained. Therefore, the present invention is characterized by matching the structure of the mask layer and the anti-reflection layer to improve the substrate reflectance, thereby achieving the end point detection of the shallow trench isolation structure. Point Detecting), so it can improve the reliability of endpoint detection (Reiiability). Although the present invention has been disclosed as above with a preferred embodiment, it is not intended to limit the present invention. Without departing from the invention Within the scope of arsenic and seeds, it is intended that the modifications and variations of the present invention and therefore the scope of protection when view = the defined scope of the appended patent application, whichever of. '
Ptd 第10頁 559986 圖式簡單說明 第1 A圖至第1 E圖是依照本發明一較佳實施例一種淺溝 渠隔離結構之製作流程剖面示意圖; 第2 A圖所示係模擬第1 A圖至第1 E圖之方法中進行終點 偵測時的基底反射率;以及 第2B圖所示係模擬習知罩幕層與介電抗反射塗佈層的 結構以進行終點偵測時的基底反射率。Ptd Page 10 559986 Brief description of the drawings Figures 1A to 1E are schematic cross-sectional views of the manufacturing process of a shallow trench isolation structure according to a preferred embodiment of the present invention; Figure 2A is a simulation of Figure 1A The substrate reflectance when endpoint detection is performed in the method to FIG. 1E; and the structure shown in FIG. 2B is a simulation of the structure of a conventional mask layer and a dielectric anti-reflection coating layer to perform substrate reflection during endpoint detection. rate.
7382twf.ptd 第11頁7382twf.ptd Page 11
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW91110483A TW559986B (en) | 2002-05-20 | 2002-05-20 | Method of fabricating shallow trench isolation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW91110483A TW559986B (en) | 2002-05-20 | 2002-05-20 | Method of fabricating shallow trench isolation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW559986B true TW559986B (en) | 2003-11-01 |
Family
ID=32322867
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW91110483A TW559986B (en) | 2002-05-20 | 2002-05-20 | Method of fabricating shallow trench isolation |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TW559986B (en) |
-
2002
- 2002-05-20 TW TW91110483A patent/TW559986B/en not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7084073B2 (en) | Method of forming a via hole through a glass wafer | |
| US5986344A (en) | Anti-reflective coating layer for semiconductor device | |
| JP2957169B2 (en) | Method for forming device isolation layer of semiconductor device | |
| US6362093B1 (en) | Dual damascene method employing sacrificial via fill layer | |
| JP2007511096A (en) | Line edge roughness reduction for trench etching | |
| JPH11135626A (en) | Manufacture of semiconductor device | |
| US12087707B2 (en) | Method of making an individualization zone of an integrated circuit | |
| CN112397541B (en) | Back-illuminated image sensor manufacturing method | |
| JP2003251598A (en) | Substrate penetration etching method | |
| JP3312604B2 (en) | Method for manufacturing semiconductor device | |
| TW559986B (en) | Method of fabricating shallow trench isolation | |
| KR100219562B1 (en) | Method for forming of multi-level interconnections in semiconductor device | |
| US6503848B1 (en) | Method of forming a smooth polysilicon surface using a soft etch to enlarge the photo lithography window | |
| US6162586A (en) | Method for substantially preventing footings in chemically amplified deep ultra violet photoresist layers | |
| JPH0313744B2 (en) | ||
| KR20040036757A (en) | Isolation method of semiconductor device using shallow trench isolation process | |
| TW569342B (en) | Method for forming a pattern in a semiconductor substrate | |
| US6509249B1 (en) | Method of fabricating shallow trench isolation | |
| US5793103A (en) | Insulated cube with exposed wire lead | |
| JP3683570B2 (en) | Manufacturing method of semiconductor device | |
| WO2007000823A1 (en) | Semiconductor device and production method therefor | |
| JP2001085387A (en) | Method for manufacturing semiconductor device | |
| JPH11243080A (en) | Etching method of semiconductor substrate | |
| US20090130819A1 (en) | Method for manufacturing semiconductor device | |
| CN1275310C (en) | Method for manufacturing shallow trench isolation structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent | ||
| MK4A | Expiration of patent term of an invention patent |