TW556320B - Memory cell - Google Patents

Memory cell Download PDF

Info

Publication number
TW556320B
TW556320B TW091117675A TW91117675A TW556320B TW 556320 B TW556320 B TW 556320B TW 091117675 A TW091117675 A TW 091117675A TW 91117675 A TW91117675 A TW 91117675A TW 556320 B TW556320 B TW 556320B
Authority
TW
Taiwan
Prior art keywords
source
drain
control gate
gate
extreme
Prior art date
Application number
TW091117675A
Other languages
English (en)
Chinese (zh)
Inventor
Franz Hofmann
Josef Willer
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Application granted granted Critical
Publication of TW556320B publication Critical patent/TW556320B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/69—IGFETs having charge trapping gate insulators, e.g. MNOS transistors
    • H10D30/691—IGFETs having charge trapping gate insulators, e.g. MNOS transistors having more than two programming levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0413—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having charge-trapping gate insulators, e.g. MNOS transistors

Landscapes

  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
TW091117675A 2001-08-06 2002-08-06 Memory cell TW556320B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE10138585A DE10138585A1 (de) 2001-08-06 2001-08-06 Speicherzelle

Publications (1)

Publication Number Publication Date
TW556320B true TW556320B (en) 2003-10-01

Family

ID=7694577

Family Applications (1)

Application Number Title Priority Date Filing Date
TW091117675A TW556320B (en) 2001-08-06 2002-08-06 Memory cell

Country Status (8)

Country Link
US (1) US6998672B2 (enExample)
EP (1) EP1415349A2 (enExample)
JP (1) JP4481004B2 (enExample)
KR (1) KR100679775B1 (enExample)
CN (1) CN1539170A (enExample)
DE (1) DE10138585A1 (enExample)
TW (1) TW556320B (enExample)
WO (1) WO2003017374A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7184315B2 (en) * 2003-11-04 2007-02-27 Micron Technology, Inc. NROM flash memory with self-aligned structural charge separation
US7202523B2 (en) 2003-11-17 2007-04-10 Micron Technology, Inc. NROM flash memory devices on ultrathin silicon
JP2008053270A (ja) * 2006-08-22 2008-03-06 Nec Electronics Corp 半導体記憶装置、及びその製造方法
KR100846393B1 (ko) * 2007-03-30 2008-07-15 주식회사 하이닉스반도체 반도체 소자의 트랜지스터 및 그 제조 방법

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6418270A (en) * 1987-07-13 1989-01-23 Oki Electric Ind Co Ltd Semiconductor memory device
US5219774A (en) * 1988-05-17 1993-06-15 Xicor, Inc. Deposited tunneling oxide
US5270559A (en) * 1990-10-15 1993-12-14 California Institute Of Technology Method and apparatus for making highly accurate potential well adjustments in CCD's
US5284784A (en) * 1991-10-02 1994-02-08 National Semiconductor Corporation Buried bit-line source-side injection flash memory cell
JPH0613627A (ja) * 1991-10-08 1994-01-21 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
US5910912A (en) * 1992-10-30 1999-06-08 International Business Machines Corporation Flash EEPROM with dual-sidewall gate
US6057575A (en) * 1996-03-18 2000-05-02 Integrated Memory Technologies, Inc. Scalable flash EEPROM memory cell, method of manufacturing and operation thereof
US5963806A (en) * 1996-12-09 1999-10-05 Mosel Vitelic, Inc. Method of forming memory cell with built-in erasure feature
JP3264365B2 (ja) * 1997-03-28 2002-03-11 ローム株式会社 不揮発性記憶素子
US5900657A (en) * 1997-05-19 1999-05-04 National Semiconductor Corp. MOS switch that reduces clock feed through in a switched capacitor circuit
US6281545B1 (en) * 1997-11-20 2001-08-28 Taiwan Semiconductor Manufacturing Company Multi-level, split-gate, flash memory cell
US6091101A (en) * 1998-03-30 2000-07-18 Worldwide Semiconductor Manufacturing Corporation Multi-level flash memory using triple well
US5991204A (en) * 1998-04-15 1999-11-23 Chang; Ming-Bing Flash eeprom device employing polysilicon sidewall spacer as an erase gate
US6043530A (en) * 1998-04-15 2000-03-28 Chang; Ming-Bing Flash EEPROM device employing polysilicon sidewall spacer as an erase gate
US6093945A (en) * 1998-07-09 2000-07-25 Windbond Electronics Corp. Split gate flash memory with minimum over-erase problem
US6107139A (en) * 1998-07-17 2000-08-22 Worldwide Semiconductor Manufacturing Corporation Method for making a mushroom shaped DRAM capacitor
KR100297720B1 (ko) * 1998-10-19 2001-08-07 윤종용 플래쉬메모리셀및그제조방법
US6313500B1 (en) * 1999-01-12 2001-11-06 Agere Systems Guardian Corp. Split gate memory cell
JP3973819B2 (ja) * 1999-03-08 2007-09-12 株式会社東芝 半導体記憶装置およびその製造方法
US6228695B1 (en) * 1999-05-27 2001-05-08 Taiwan Semiconductor Manufacturing Company Method to fabricate split-gate with self-aligned source and self-aligned floating gate to control gate
US6388293B1 (en) * 1999-10-12 2002-05-14 Halo Lsi Design & Device Technology, Inc. Nonvolatile memory cell, operating method of the same and nonvolatile memory array
JP2001148434A (ja) * 1999-10-12 2001-05-29 New Heiro:Kk 不揮発性メモリセルおよびその使用方法、製造方法ならびに不揮発性メモリアレイ
US6504207B1 (en) * 2000-06-30 2003-01-07 International Business Machines Corporation Method to create EEPROM memory structures integrated with high performance logic and NVRAM, and operating conditions for the same
DE10036911C2 (de) * 2000-07-28 2002-06-06 Infineon Technologies Ag Verfahren zur Herstellung einer Multi-Bit-Speicherzelle

Also Published As

Publication number Publication date
JP2004538662A (ja) 2004-12-24
KR20040023718A (ko) 2004-03-18
WO2003017374A3 (de) 2003-05-30
DE10138585A1 (de) 2003-03-06
JP4481004B2 (ja) 2010-06-16
WO2003017374A2 (de) 2003-02-27
US20040183125A1 (en) 2004-09-23
EP1415349A2 (de) 2004-05-06
US6998672B2 (en) 2006-02-14
KR100679775B1 (ko) 2007-02-06
CN1539170A (zh) 2004-10-20

Similar Documents

Publication Publication Date Title
JP3710082B2 (ja) メモリ・トランジスタを作成する方法
CN100481517C (zh) 有着一ono上介电层的非易失性存储器半导体元件
JP4620334B2 (ja) 半導体記憶装置、半導体装置及びそれらを備える携帯電子機器、並びにｉｃカード
US7241695B2 (en) Semiconductor device having nano-pillars and method therefor
KR20130036735A (ko) 반도체 장치 및 반도체 장치의 제조 방법
JPWO2003044868A1 (ja) 半導体記憶装置、その製造方法及び動作方法、並びに携帯電子機器
EP1908108A2 (en) High density nand non-volatile memory device
KR20050035895A (ko) 높은 유전율의 최상층 유전체를 갖는 유전체 저장 메모리셀(ｍｏｎｏｓ) 및 그 방법
JP2003332474A (ja) 半導体記憶装置
CN109087947B (zh) 包括具有增强功能的包埋式绝缘层的晶体管元件
CN113451507B (zh) 电阻式随机存取存储器器件、用于形成其的方法及集成芯片
CN100576568C (zh) 分裂栅极存储单元及制造分裂栅极存储单元阵列的方法
TWI289342B (en) Semiconductor storage device, manufacturing method therefor and portable electronic equipment
CN107342288A (zh) 分裂栅型双位非易失性存储器单元
CN101103465B (zh) 具有梯形位线之存储装置以及其制造方法
TW556320B (en) Memory cell
CN1312762C (zh) 形成非挥发性记忆胞的方法及用这方法形成的半导体结构
CN101154687A (zh) 非易失性半导体存储元件以及非易失性半导体存储器件
KR100608376B1 (ko) 세 가지 상태를 갖는 비휘발성 메모리 및 그 제조방법
CN100391003C (zh) 半导体存储器件
US20050106897A1 (en) Method of manufacturing a thin dielectric layer using a heat treatment and a semiconductor device formed using the method
TW200805632A (en) Memory device and manufacturing method and operating method thereof
US8188536B2 (en) Memory device and manufacturing method and operating method thereof
CN100378961C (zh) 非挥发性存储器的制造方法
JP2006261668A (ja) スプリットゲート型不揮発性メモリ装置及びその製造方法

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees