TW429417B - Manufacturing method of dummy pattern - Google Patents

Manufacturing method of dummy pattern

Info

Publication number
TW429417B
TW429417B TW88118641A TW88118641A TW429417B TW 429417 B TW429417 B TW 429417B TW 88118641 A TW88118641 A TW 88118641A TW 88118641 A TW88118641 A TW 88118641A TW 429417 B TW429417 B TW 429417B
Authority
TW
Taiwan
Prior art keywords
dielectric layer
pattern
zone
photo
patterns
Prior art date
Application number
TW88118641A
Other languages
Chinese (zh)
Inventor
Wei-Shiau Chen
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW88118641A priority Critical patent/TW429417B/en
Application granted granted Critical
Publication of TW429417B publication Critical patent/TW429417B/en

Links

Landscapes

  • Drying Of Semiconductors (AREA)

Abstract

A dummy pattern manufacturing method consists the following steps. Divide the substrate of semiconductor into high density zone and empty component zone. Form multiple conductor patterns in the high density zone. Form a dielectric layer on the substrate and cover the conductor patterns. Form multiple photo-resistant patterns on the dielectric layer surface of the empty component zone. Then etch the dielectric layer with anisotropic etching in order to form spacer at the side of the conductor pattern. In the meantime, covert the photo-resistant pattern to the dielectric layer in order to form multiple dummy patterns on the empty component zone. Finally remove the photo-resistant pattern.
TW88118641A 1999-10-28 1999-10-28 Manufacturing method of dummy pattern TW429417B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW88118641A TW429417B (en) 1999-10-28 1999-10-28 Manufacturing method of dummy pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW88118641A TW429417B (en) 1999-10-28 1999-10-28 Manufacturing method of dummy pattern

Publications (1)

Publication Number Publication Date
TW429417B true TW429417B (en) 2001-04-11

Family

ID=21642789

Family Applications (1)

Application Number Title Priority Date Filing Date
TW88118641A TW429417B (en) 1999-10-28 1999-10-28 Manufacturing method of dummy pattern

Country Status (1)

Country Link
TW (1) TW429417B (en)

Similar Documents

Publication Publication Date Title
EP0887849A3 (en) Method for fabricating capacitor for semiconductor device
EP1014440A3 (en) Area array air gap structure for intermetal dielectric application
EP0898308A3 (en) A method for forming a metal interconnection in a semiconductor device
WO2002043111A3 (en) Method for forming and filling isolation trenches
TW200515568A (en) Circuit barrier structure of semiconductor package substrate and method for fabricating the same
TW200509370A (en) A spiral inductor formed in a semiconductor substrate and a method for forming the inductor
KR970013074A (en) Planarization method of semiconductor device and device isolation method using same
CA2336918A1 (en) Improved method for forming conductive traces and printed circuits made thereby
WO2006104817A3 (en) Method for reducing dielectric overetch when making contact to conductive features
TW429599B (en) Method for forming inductors on the semiconductor substrate
TW200518390A (en) Antenna device and method for manufacturing the same
TW345743B (en) Method for forming side contact of semiconductor device
TW429417B (en) Manufacturing method of dummy pattern
KR890011035A (en) Integrated circuit manufacturing method and electrical connection forming method
EP1530233A3 (en) Semiconductor device and method of manufacturing the same
WO2003030254A3 (en) Process for assembling systems and structure thus obtained
JPS6459936A (en) Manufacture of integrated circuit
TW365700B (en) Method of manufacture of plugs
WO1995028000A3 (en) Method of manufacturing a semiconductor device with a multilayer wiring structure containing narrow vias
WO2002071476A3 (en) Method of forming conductive interconnections in porous insulating films and associated device
TW360943B (en) Method for avoiding sidewall residues
TW360939B (en) Method for forming capacitor in semiconductor device
TW344102B (en) Additive metallization process and structure
TW430924B (en) Method for forming contact hole in semiconductor device
KR19980015075A (en) Metal wiring of semiconductor device and method of forming

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees