TW416099B - Method for increasing the wafer production - Google Patents
Method for increasing the wafer production Download PDFInfo
- Publication number
- TW416099B TW416099B TW88113874A TW88113874A TW416099B TW 416099 B TW416099 B TW 416099B TW 88113874 A TW88113874 A TW 88113874A TW 88113874 A TW88113874 A TW 88113874A TW 416099 B TW416099 B TW 416099B
- Authority
- TW
- Taiwan
- Prior art keywords
- mask
- starting position
- crystal
- wafer
- scope
- Prior art date
Links
Landscapes
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Abstract
Description
41609S 五、發明說明(1) 【發明領域】 本發明係關於積體電路製程,特別是 出之方法° !【發明背景】 矽晶圓的成本昂貴,並且其進行光罩 時存在諸多限制,.例如;晶圓之定位點上 |光,每 晶圓之邊緣部份配合夾具將無晶 :狀限制,晶圓圓邊的部份亦無法有完整的 ί付晶圓上有晶粒產出之面積相當有限由 !獲得之晶方數量將直接影響晶圓之晶粒產 :整光罩於晶圓上之配置,以獲得最多晶粒 :欲突破的難題。 然而,目前調整光罩位置為晶圓進行 僅憑藉著線上作業人員的經驗來決定,這 不佳,並且無法充份的利用晶圓,造成產 I 因此,有必要針對光罩於晶圓之配置 :方式,使晶圓獲得最多晶方產出。 :【發明目的】 ί 本發明之主要目的在於提出一種提高 ,能夠充份利用晶圓面積獲得最多晶方產 I晶圓定義一基準線,並於基準線附近計算 方產出之光罩起始位置,接下來根據此光 丨圓可供晶方產出之面積劃分成多個區域, 端點座標以及光罩之長度與寬度,決定光 關於提高晶圓屢 製程(masking) 方不得以光罩曝 粒產出,礙於形 晶粒產出,這使 於進行光罩製程 丨 出,因此如何調 | i 產出乃是業者亟 曝光製程,大多 種方式的可靠度 能之浪費。 提出較佳的改良 晶圓產出之方法 出,此方法係於 出可獲得最多晶 罩起始位置將晶 再由每一區域之 罩於各區域之配 i 41609ε 五、發明說明(2) 置,以便為晶圓進行曝光。 底下配合圖式及詳細說明,當更能瞭解本發明之特徵 内圖式一二三四晶五號0402460 及t圖第第第第在第圖1122224 落 罩 光 當 〇 明 圖 說 意 。。以 示 圖圖用 之 意意, 圓 。示示圖 晶 圖之之意。之 程圓圓示形點 流晶晶之情位 之吋吋圓之定 例6 00晶出無 施於於於產於 實用用用方用 一應應應晶應 :明明明明其明 1明發發發發時發 明說本本本本緣本: 。說單係係係為邊為明 容式簡圖圖圖圖圓圖說 多度罩部 或寬光的 個與一出 一 度出產 括長算粒 包之計晶 域域域域域罩 罩方上供 區區區區區光 光晶圚提 之為晶可 用度於圓 2 6 1 3 5 0 使寬先晶 1 1 2 2 2 3 其與係將 ,度點再 時長特, 程之要置 制衣罩主位 罩光明始 光即發起 行意本佳 圓域圓域域域圓1進,而最 晶區晶區區區晶明圓案。之 說晶圖倍光 細在方數曝 詳 晶整行 [ 個之進41609S V. Description of the invention (1) [Field of the invention] The present invention relates to the integrated circuit manufacturing process, especially the method. [Background of the invention] Silicon wafers are expensive, and there are many restrictions on the use of photomasks. For example; on the wafer's positioning point, the edge of each wafer will not be crystallized with the fixtures, and the rounded edge of the wafer cannot be completely completed. The area is quite limited. The number of crystal cubes obtained will directly affect the crystal yield of the wafer: the configuration of the entire photomask on the wafer to obtain the most crystals: the problem to be broken. However, the current adjustment of the mask position for wafers is determined only by the experience of online operators. This is not good, and the wafer cannot be fully utilized, resulting in production. Therefore, it is necessary to target the configuration of the mask on the wafer. : Way to make the wafer get the most crystal output. : [Objective of the invention] The main purpose of the present invention is to propose an improvement that can make full use of the wafer area to obtain the most crystal wafers. I wafers define a reference line, and calculate the photomask output near the reference line. Position, and then divided into multiple areas according to the area of this light 丨 circle available for crystal output, the endpoint coordinates and the length and width of the photomask, determine the light can not be masked. The exposure of the grains hinders the production of the shaped grains, which makes the photomask process. Therefore, how to adjust the | i output is a waste of the reliability of the industry in many ways. Propose a better method for improving wafer output. This method is to obtain the most initial position of the crystal mask, and then the crystal is covered by each region in each region. 41609ε 5. Description of the invention (2) To expose the wafer. With the drawings and detailed descriptions below, you can better understand the features of the present invention. The internal drawings are one, two, three, and four crystals, No. 0402460, and the first and second figures in the first and second figures. . In the meaning of the diagram, round. Show the meaning of the crystal map. Cheng Yuanyuan shows the shape of the point-flow crystal crystal. The rule of the inch circle is not applied to the practical application. It should be used in response to the application: clearly, clearly, and clearly. When the invention said that the books of the original books:. The single system is the edge of the bright-capacity diagram. The circular diagram says that the multi-degree cover or the wide light is produced by the crystal domain, the domain, and the domain. Slightly light crystal crystals are mentioned as the availability of crystals in the circle 2 6 1 3 5 0 so that the wide first crystal 1 1 2 2 2 3 and the system, the degree and the length of the special features, Cheng Zhi to set up a clothing cover The light of the theatrical cover is the beginning of the bright circle of the circle, the circle of the circle, the circle of the circle, and the circle of the circle. That is, the crystal map doubles the light and is exposed in the square number.
41609S 五、發明說明(3) 份劃分成多 Pattern), 一圖所示。 首先於 據晶圓可供 j 線附近,例 I可獲得最多 I下來便根據 分成多個區 |置作為座標 I之端點座標 ;置,即步驟 j 丨為晶圓進行 |起始位置不 丨曝光次數, I !位置提供光 I說明第一圖 ; 由於不 定位點的晶 ; 係如第一圖 ί品批號,晶 j 具將無晶粒 ί慮上述製程 係以定位點 晶圓上 晶方產 如距離 晶方產 此光罩 域,即 原點(0 ,即步 S 1 8 曝光, 只 一個 最少 進行 示之 的晶 而言 示。10 出; 的限 之左 定義一基準線,即步驟 積與晶方之長度 J準、:半個光罩寬度的 出之光罩起始位置,即 起始位置脾B _ 將ag圓可供晶 步驟S 1 4 ,* 4 並且以晶 ,0),例如晶圓之圓心 驟s 1 6 , 圓“ 吳4 M便決定光 。最後即根據前述光罩 即步驟S2r> 6 u 。其中, ,則根據各弁罢: 九罩起始位 人數之光罩起始位 :先,以節省成本。底 川1>程0 圓存在著不同的曝光製 ,使6吋晶圓獲得最多 其中’晶圓1 0具有一 之邊緣2, 5 m m (毫米)以 二定位點A與B上不得進 制’在進行步驟S 1 〇 邊界定義一基準線L 1 樣(Exp〇Sure 、 細流程請參閱第 S 1 0 ’接著根 與寬度,於基準 範圍内,計算出 步驟S ]_ 2,接 方產出之面積劃 圓上之一適當位 定義出各區域 罩於各區域之配 於各區域之配置 若計算出的光罩 置對晶圓所須之 置做為最佳起始 下即藉由實施例 程限制,對於有 晶方產出的方式 平邊用來記錄產 内的範圍配合失 行光罩製程。考 的過程中,首先 ,接著於基準線41609S V. Invention description (3) is divided into multiple patterns), as shown in the figure below. First, it is near the j-line available for the wafer. For example, I can get a maximum of I and then divide it into multiple areas. Set the endpoint coordinates as coordinates I; set, that is, step j 丨 for the wafer | starting position is not 丨The number of exposures, I! Position provides light I to illustrate the first picture; because the crystals are not located at the point; as in the first picture, the lot number, the crystal j has no crystals to consider the above process system to locate the crystal on the wafer This mask field is produced by the distance from the crystal cube, that is, the origin (0, that is, step S 1 8 exposure, only one crystal that is shown at least. 10 out of the limit of; defines a reference line, that is, step The length of the product and the crystal square J is the starting position of the mask, which is half the width of the mask, that is, the starting position of the spleen B _ will be a circle for crystal steps S 1 4, * 4 and crystal, 0) For example, the center of the wafer s 1 6, the circle “W 4 M determines the light. Finally, according to the aforementioned photomask, that is, step S2r > 6 u. Among them, according to each of the following: the number of light in the starting position of the nine masks Mask starting position: First, to save costs. Dichuan 1 > Cycle 0 There are different exposure systems for 6-inch crystals The circle obtains a maximum of 'Wafer 10 has an edge of 2,5 mm (mm) with two positioning points A and B must not be decimal'. In step S 1 〇 boundary defines a reference line L 1 (ExpOSure For the detailed process, please refer to S 1 0 'followed by the root and width. Within the reference range, calculate step S] _ 2. The area of the output area is circled to an appropriate position to define the area covering each area. If the configuration of the configuration for each area is calculated as the optimal placement of the wafer, the limit is implemented by the implementation routine. For the method with crystal output, the flat side is used to record the production. The scope of the test is compatible with the process of the photomask. During the test, first, then the baseline
第6頁Page 6
41609S 五、發明說明(4) I L 1附近逐次的移動一小段距離,並計算出可獲得最多晶 :粒產出的光罩起始位置,即步驟S 1 2 。在進行步驟S 1 4的過程中,即是以前述之光罩起始位置定義直線L ,並在直線L1’數個光罩的距離定義另一直線L2。其 :中,為獲得最多晶粒產出,應使光罩起始位置靠在平邊上 〇 | 直線L1’及L2將晶圓10大致分為三個區域,分 別為區域1 2 ,區域1 4及區域1 6 ,其中,直線L 1’ 與L 2之間的區域不包括定位點A或B。考慮定位點A及 B不得曝光,以及後續製程作晶粒切割,以一個晶方寬度 的間隙避開定位點A及B ,將區域1 4及1 6分別再劃分 成上下二個區域’分別為區域1 4 2與1 44 1以及區域 1 6 2與1 6 4 ,此時晶圓1 0共被劃分成五個區域。 接下來進行步驟S 1 6 ,以晶圓1 0圓心為原點(0, i 0),根據晶圓1 0之直徑再經過數學運算便可計算出各區 !域之端點座標,並決定光罩於各區域之配置,以便進行曝 丨光。 而對於8吋晶圓來說,使其獲得最多晶方產出之方法 係如第三圖所示。其中,8叫;晶圓2 0上之二定位點C與 D上不得進行光罩製程;晶圓2 0邊緣2. 5mm (毫米)的範 圍配合夾具將無晶粒產出。考慮上述之製程限制,在進行 步驟S 1 〇的過程中,首先根據晶圓方向於定位點A與B 之間定義之一基準線L 3 ,並以定位點C或D之下邊界定 義一直線L 5與基準線L 3相垂直,接著使基準線L 3與 416095___ 五、發明說明(5) "41609S V. Description of the invention (4) Move a short distance near I L 1 successively, and calculate the starting position of the mask that can produce the most crystal: grains, that is, step S 1 2. In the process of step S 1 4, a straight line L is defined by the aforementioned starting position of the mask, and another straight line L 2 is defined by the distance of several masks on the straight line L1 '. Among them, in order to obtain the most grain output, the starting position of the mask should be placed on the flat side. The straight lines L1 'and L2 divide the wafer 10 into three regions, which are region 1 2 and region 1 respectively. 4 and area 16, wherein the area between the straight lines L 1 ′ and L 2 does not include the anchor point A or B. Consider that the positioning points A and B must not be exposed, and the subsequent process is used for grain cutting. A crystal width gap is used to avoid the positioning points A and B, and the regions 1 4 and 16 are divided into two upper and lower regions, respectively. The regions 1 4 2 and 1 44 1 and the regions 16 2 and 16 4 are divided into five regions. Next, step S 1 6 is performed. The center of the wafer 10 is taken as the origin (0, i 0), and then the mathematical coordinates of the diameter of the wafer 10 can be used to calculate the endpoint coordinates of each region! The photomask is arranged in each area for light exposure. For 8-inch wafers, the method to get the most crystal output is shown in Figure 3. Among them, 8 is called; the masking process cannot be performed on the two positioning points C and D on the wafer 20; the 2.5 mm (millimeter) range of the wafer 20 edge with the fixture will produce no grain. Considering the above process limitation, in the process of step S 10, firstly, a reference line L 3 is defined between the positioning points A and B according to the wafer direction, and a straight line L is defined by the boundary below the positioning point C or D. 5 is perpendicular to the reference line L 3, and then the reference line L 3 and 416095___ Fifth, the description of the invention (5) "
直線L 5逐次相對的平移一小段距離,並計算以二直線交 點開始進行曝光製程可獲得之晶粒產出,以選出可獲得最 I多晶粒產出的光罩起始位置,即步驟S 1 2 。在進行步驟 | S 14的過程中,即是由前述之光罩起始位置定義直線LThe straight line L 5 is successively relatively translated a short distance, and the grain output obtained by starting the exposure process at the intersection of two straight lines is calculated to select the starting position of the mask that can obtain the most multi-grain output, that is, step S 1 2. In the process of step | S 14, the straight line L is defined by the aforementioned starting position of the mask
I 3’與1^5’ ,並在直線L3’數個光罩的距離定義另一直 I線L4。其中,直線L 3’與L4之間不包括定位點C及 I D,並且兩線之間的距離為光罩長度的最大整數倍。考慮 定位點C及D不得曝光,以及後續製程作晶粒切割,以一 i個晶方寬度的間隙避開定位點C及D ,使晶圓2 0可供晶 ;粒產出之面積被劃分為六個區域,分別為區域2 1 ,2 2 ,23 ,24 ,25與26 。在定義出各區域之端點座標 :之後,便決定光罩於各區域之配置,以便進行曝光。 I 其中,當光罩之配置落在晶圓之邊緣時,則計算此光I 3 'and 1 ^ 5', and the distance of several masks on the line L3 'defines another straight I line L4. Among them, the positioning points C and ID are not included between the straight lines L3 'and L4, and the distance between the two lines is a maximum integer multiple of the length of the mask. Consider that the positioning points C and D must not be exposed, and the subsequent process is used for die cutting. A gap with an i-square width is used to avoid the positioning points C and D, so that the wafer 20 can be used for crystal; the area of the grain output is divided. There are six areas, namely areas 2 1, 2 2, 23, 24, 25 and 26. After defining the endpoint coordinates of each area: After that, the configuration of the mask in each area is determined for exposure. I Among them, when the configuration of the mask falls on the edge of the wafer, this light is calculated
I |罩可獲得之晶粒產出以決定是否對此光罩進行曝光,如第 |四圖所示,光罩3 0包括六個晶方圖案,其一部份落在晶I | The available die output of the mask to determine whether to expose this mask, as shown in Figure 4; mask 30 includes six crystal patterns, some of which fall on the crystal
I I圓之外,但光罩30上之晶方圖案若有一部份落在晶圓之 外,則無晶粒產出,因此可推知對光罩3 0涵蓋之區域只 ί ;有三個晶粒產出。在實際的操作過程中,當光罩的一部份 丨落在晶圓之外,則只對於晶粒產出大於某一預設值之光罩 進行曝光,以符合成本效益。 ; 底下提供本發明與習知技術應用於8吋晶圓獲得之晶 I方產出:Outside the II circle, but if a part of the crystal square pattern on the mask 30 falls outside the wafer, there is no grain output, so it can be inferred that the area covered by the mask 30 is only ί; there are three grains output. In the actual operation process, when a part of the photomask falls outside the wafer, only the photomask with a die output greater than a certain preset value is exposed to be cost-effective. The following provides the crystals obtained by applying the present invention and the conventional technology to 8-inch wafers:
41609δ 五、發明說明(6) 徵啦 術没曰 方· (個) 曰陆勸 (働 曝 光 次 數 赠尺寸 長*寬(mm) 輝包 含 行*列 日陆尺寸 長*寬(ran) 1 520 520 142 13.578*15.216 2*2 6.789*7.608 ~ 2 182 182 182 11.280*12.500 1*1 11.280*12.500 3 269叫 282 8 18.260*20.440 2*2 9.130*10.220 512 534 9 18.260*17.280 2*3 9.130* 5.760 5 432 1 447 8 14.940*23.280 3*2 4.980*11.640 由上表得知在同樣的曝光次數下,本發明獲得之晶方 產出較習知技術明顯增加許多,並且由前述之實施例即可 暸解本發明對於不同直徑之晶圓均能充份利用,進而得到 最多晶方產出。 另 沒有定 力σ ’ 這 請併參 係根據 。接著 罩起始 域(圖 於各區 質 作為輔 一方面 位點的 類的晶 第五圖 晶圓4 於基準 位置, 中未示 域之配 言之, 助,以 ,目 存在 圓曝 ,其 0的 線L 以此 出) 置, 本發 計算 ,晶圓可供 光製程的限 係於晶圓4 方向,以晶 6附近計算 光罩起始位 ’並定義各 最後進行曝 3月之技術特 出最佳的光 晶粒產 制更少 0上定 圓4 0 出可獲 置將晶 區域之 光。 點乃在 罩起始 tJlj Cj J 叶晶圓 出的面積也因此而增 ,本發明亦可適用, 義一基準線,較佳者 之直徑為基準線L 6 得最多晶方產出之光 圓4 0劃分成多個區 端點座標以決定光罩 利用先定義一基準線 位置,再依此光罩起41609δ V. Description of the invention (6) Zheng Lashu Mei Fang · (a) Lu Quan (the number of exposures is given by the size of the length * width (mm), including the row * column and land size length * width (ran) 1 520 520 142 13.578 * 15.216 2 * 2 6.789 * 7.608 ~ 2 182 182 182 11.280 * 12.500 1 * 1 11.280 * 12.500 3 269 is called 282 8 18.260 * 20.440 2 * 2 9.130 * 10.220 512 534 9 18.260 * 17.280 2 * 3 9.130 * 5.760 5 432 1 447 8 14.940 * 23.280 3 * 2 4.980 * 11.640 It is known from the above table that under the same number of exposures, the output of the crystal cube obtained by the present invention is significantly increased compared with the conventional technology, and it can be achieved by the foregoing embodiment. It is understood that the present invention can make full use of wafers of different diameters to obtain the most crystal output. In addition, there is no constant force σ '. Please refer to the basis. Then cover the starting domain (the figure is supplemented by each area) The fifth aspect of the class of the crystal is that the wafer 4 is at the reference position, and the domain is not shown in the predicate. To help, there is a round exposure, and the line L of 0 is calculated by this issue. The available light process of the wafer is limited to the 4 direction of the wafer, and the photomask is calculated near the crystal 6 Start position 'and define the technology of each last exposure for 3 months to produce the best light crystals. The production of less than 0 circles and 4 circles of light can be obtained. The point is at the beginning of the mask. TJlj Cj The area of the J-leaf wafer is also increased, and the present invention is also applicable. It means a reference line, preferably the diameter is the reference line L 6 to obtain the light circle 40 with the most crystal cubes divided into multiple end points. Coordinates to determine the use of the mask first define a reference line position, and then according to this mask
41609S41609S
第ίο頁Page ίο
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88113874A TW416099B (en) | 1999-08-13 | 1999-08-13 | Method for increasing the wafer production |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88113874A TW416099B (en) | 1999-08-13 | 1999-08-13 | Method for increasing the wafer production |
Publications (1)
Publication Number | Publication Date |
---|---|
TW416099B true TW416099B (en) | 2000-12-21 |
Family
ID=21641913
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88113874A TW416099B (en) | 1999-08-13 | 1999-08-13 | Method for increasing the wafer production |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW416099B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7882481B2 (en) * | 2007-06-29 | 2011-02-01 | Globalfoundries Inc. | Wafer layout optimization method and system |
-
1999
- 1999-08-13 TW TW88113874A patent/TW416099B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7882481B2 (en) * | 2007-06-29 | 2011-02-01 | Globalfoundries Inc. | Wafer layout optimization method and system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5677356B2 (en) | Generation method of mask pattern | |
CN109426083B (en) | Optimization method of photoetching process, optimization system thereof and photoetching method | |
US20120225387A1 (en) | Method of forming semiconductor device by using reduction projection aligner | |
CN110187611B (en) | Arrangement method of exposure areas on wafer | |
TW416099B (en) | Method for increasing the wafer production | |
TWI330590B (en) | Method of selecting photomask blank substrates | |
JPH0620903A (en) | Manufacture of semiconductor device | |
JP2003133226A (en) | Structural method | |
CN109240044B (en) | Exposure system and method for reducing three-dimensional effect of mask plate in exposure process | |
JP2715462B2 (en) | Reticle and method of manufacturing semiconductor device using the same | |
US10120275B2 (en) | Layout method of mask pattern, manufacturing method of a semiconductor device and exposure mask | |
JP2003518269A (en) | Reticle used for exposure apparatus, inspection and manufacturing method thereof | |
JP2005283609A (en) | Reticle for reduction projection aligner | |
JPS6347924A (en) | Manufacture of semiconductor device | |
JP2002280293A (en) | Method for exposure, original glass for exposure, and substrate | |
JP2004031773A (en) | Optimizing method of lithography condition | |
JP2007173435A (en) | Optimal focus position detection method, and manufacturing method of semiconductor device | |
CN114326313A (en) | Method for simultaneously monitoring multiple lighting conditions | |
TW442883B (en) | Inspection method and structure of semiconductor process | |
JPS60224224A (en) | Mask aligning method | |
JPH0318012A (en) | Reticle for reducing-projection exposure apparatus | |
CN112612185A (en) | Overlay error detection pattern and method | |
JPS6245025A (en) | Reduction stepper | |
JP2003066588A (en) | Semiconductor device, its manufacturing method, and reticule | |
JPS6084544A (en) | Reduced projection type exposing device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |