TW375708B - Bus control apparatus - Google Patents

Bus control apparatus

Info

Publication number
TW375708B
TW375708B TW087107955A TW87107955A TW375708B TW 375708 B TW375708 B TW 375708B TW 087107955 A TW087107955 A TW 087107955A TW 87107955 A TW87107955 A TW 87107955A TW 375708 B TW375708 B TW 375708B
Authority
TW
Taiwan
Prior art keywords
priority
control apparatus
bus control
bus
allowing
Prior art date
Application number
TW087107955A
Other languages
English (en)
Inventor
Keiko Shibuya
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of TW375708B publication Critical patent/TW375708B/zh

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/4031Coupling between buses using bus bridges with arbitration

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
TW087107955A 1997-12-18 1998-05-22 Bus control apparatus TW375708B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9348889A JPH11184806A (ja) 1997-12-18 1997-12-18 バス制御装置

Publications (1)

Publication Number Publication Date
TW375708B true TW375708B (en) 1999-12-01

Family

ID=18400077

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087107955A TW375708B (en) 1997-12-18 1998-05-22 Bus control apparatus

Country Status (5)

Country Link
US (1) US6185647B1 (zh)
EP (1) EP0926602A3 (zh)
JP (1) JPH11184806A (zh)
KR (1) KR100270232B1 (zh)
TW (1) TW375708B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI399650B (zh) * 2005-02-24 2013-06-21 Qualcomm Inc 於每一週期中藉由較高頻率仲裁器之複數匯流排仲裁之系統及在一以一匯流排頻率操作之匯流排中仲裁多個匯流排處理請求的方法

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6678773B2 (en) * 2000-01-13 2004-01-13 Motorola, Inc. Bus protocol independent method and structure for managing transaction priority, ordering and deadlocks in a multi-processing system
US6754752B2 (en) * 2000-01-13 2004-06-22 Freescale Semiconductor, Inc. Multiple memory coherence groups in a single system and method therefor
US6687821B1 (en) * 2000-03-31 2004-02-03 Intel Corporation System for dynamically configuring system logic device coupled to the microprocessor to optimize application performance by reading from selection table located in non-volatile memory
US7752400B1 (en) * 2000-12-14 2010-07-06 F5 Networks, Inc. Arbitration and crossbar device and method
WO2005015805A2 (en) * 2003-08-08 2005-02-17 Visionflow, Inc. Software and hardware partitioning for multi-standard video compression and decompression
US7065594B2 (en) * 2003-09-23 2006-06-20 Tellabs Petaluma, Inc. Method and apparatus of allocating minimum and maximum bandwidths on a bus-based communication system
US7200732B2 (en) * 2004-01-23 2007-04-03 Tellabs Petaluma, Inc. Method and apparatus of adding grant information to a memory
JP2008027245A (ja) * 2006-07-21 2008-02-07 Matsushita Electric Ind Co Ltd メモリアクセス制御装置およびメモリアクセス制御方法
US10721269B1 (en) 2009-11-06 2020-07-21 F5 Networks, Inc. Methods and system for returning requests with javascript for clients before passing a request to a server
TWI597666B (zh) * 2015-12-28 2017-09-01 緯創資通股份有限公司 共享裝置的使用方法及資源共享系統
CN111752877A (zh) * 2019-03-27 2020-10-09 阿里巴巴集团控股有限公司 一种处理器及其中的中断控制器

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3983540A (en) * 1975-09-08 1976-09-28 Honeywell Inc. Rapid bus priority resolution
JPS54137941A (en) 1978-04-18 1979-10-26 Nec Corp Multiprocessor system
ATE25779T1 (de) * 1981-10-01 1987-03-15 Stratus Computer Inc Digitale datenverarbeitungsanlage mit zuverlaessigkeits-bus-protokoll.
US4511960A (en) * 1982-01-15 1985-04-16 Honeywell Information Systems Inc. Data processing system auto address development logic for multiword fetch
US4926419A (en) * 1985-03-15 1990-05-15 Wang Laboratories, Inc. Priority apparatus
JPS6371760A (ja) 1986-09-12 1988-04-01 Fuji Xerox Co Ltd メモリシステム
GB8725111D0 (en) * 1987-03-13 1987-12-02 Ibm Data processing system
US4914580A (en) * 1987-10-26 1990-04-03 American Telephone And Telegraph Company Communication system having interrupts with dynamically adjusted priority levels
US5537663A (en) * 1993-10-29 1996-07-16 Compaq Computer Corporation System for determining configuration of devices installed on a computer bus by comparing response time of data lines to read from I/O address when undriven
US5745670A (en) * 1996-06-11 1998-04-28 Lanart Corporation Fault tolerant power supply system
US5754877A (en) * 1996-07-02 1998-05-19 Sun Microsystems, Inc. Extended symmetrical multiprocessor architecture

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI399650B (zh) * 2005-02-24 2013-06-21 Qualcomm Inc 於每一週期中藉由較高頻率仲裁器之複數匯流排仲裁之系統及在一以一匯流排頻率操作之匯流排中仲裁多個匯流排處理請求的方法

Also Published As

Publication number Publication date
EP0926602A3 (en) 2002-04-17
JPH11184806A (ja) 1999-07-09
KR19990062453A (ko) 1999-07-26
KR100270232B1 (ko) 2000-10-16
US6185647B1 (en) 2001-02-06
EP0926602A2 (en) 1999-06-30

Similar Documents

Publication Publication Date Title
EP0677917A3 (de) Schaltungsanordnung mit einem Wechselrichter.
TW375708B (en) Bus control apparatus
ZA979317B (en) Slot machine with symbol save feature.
DE69735560D1 (de) Tragbarer Rechner, ausgestattet mit einer zusätzlichen Batterie
ATE225106T1 (de) Kooperatives fernsehanwendungssystem mit mehreren benutzerfernsehausrüstungsgeräten
EP0665608A3 (de) Elektrisches Installationssystem.
HK1018070A1 (en) Foamable polyesters branched with ethylene copolymers
NO990099D0 (no) Integrert kretskort, samt relatert applikasjonsmodul
DE69719121D1 (de) Entlüftungsanordnung mit Entlüftungs-Klappdeckel
HK1016759A1 (en) Power factor improving circuit.
DE3672717D1 (de) Anordnung zur ansteuerung von elektrischen verbrauchern in backoefen.
EP0694828A3 (en) Data processor with secure communication
ZA991028B (en) Access device.
ZA991025B (en) Access device.
NO882927L (no) Motstandssnelle for trimapparat.
HUT71163A (en) Translucent, streiched polyolefin foil
DE58907969D1 (de) Schaltungsanordnung zum Schutze einer integrierten Schaltung.
DE69724501D1 (de) Umgossener Datenbus mit integriertem Schalter
DE69533619D1 (de) Elektrisch betätigter Schalter, integrierte Schaltung und elektronische Schaltung unter Verwendung desselben
EP0635940A3 (en) Flip flop avoiding metastable condition.
EP0646926A3 (en) Deactivation circuit using edge transition detection to change operating characteristics of a memory device.
EP0775385A4 (en) LOW VOLTAGE AND PERFORMANCE OSCILLATOR WITH VOLTAGE LEVEL CONVERSION SWITCHING
EP0653826A3 (en) Electronic device powered by a battery.
EP1035641A4 (en) WECHSELSCHICHTERSCHALTUNG
GB9726048D0 (en) Set top box integrated circuit