TW373279B - A kind of weld line bonding pad design semiconductor chip having interlocking layout - Google Patents

A kind of weld line bonding pad design semiconductor chip having interlocking layout

Info

Publication number
TW373279B
TW373279B TW087111185A TW87111185A TW373279B TW 373279 B TW373279 B TW 373279B TW 087111185 A TW087111185 A TW 087111185A TW 87111185 A TW87111185 A TW 87111185A TW 373279 B TW373279 B TW 373279B
Authority
TW
Taiwan
Prior art keywords
input
output port
weld line
line bonding
bonding pad
Prior art date
Application number
TW087111185A
Other languages
English (en)
Inventor
Tai-Han Wang
Ming-Dou Ker
Wen-Mei Wang
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW087111185A priority Critical patent/TW373279B/zh
Application granted granted Critical
Publication of TW373279B publication Critical patent/TW373279B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas

Landscapes

  • Semiconductor Integrated Circuits (AREA)
TW087111185A 1998-07-10 1998-07-10 A kind of weld line bonding pad design semiconductor chip having interlocking layout TW373279B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW087111185A TW373279B (en) 1998-07-10 1998-07-10 A kind of weld line bonding pad design semiconductor chip having interlocking layout

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW087111185A TW373279B (en) 1998-07-10 1998-07-10 A kind of weld line bonding pad design semiconductor chip having interlocking layout

Publications (1)

Publication Number Publication Date
TW373279B true TW373279B (en) 1999-11-01

Family

ID=57941705

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087111185A TW373279B (en) 1998-07-10 1998-07-10 A kind of weld line bonding pad design semiconductor chip having interlocking layout

Country Status (1)

Country Link
TW (1) TW373279B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11748545B2 (en) 2021-08-04 2023-09-05 I-Shou University Method and electronic device for configuring signal pads between three-dimensional stacked chips

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11748545B2 (en) 2021-08-04 2023-09-05 I-Shou University Method and electronic device for configuring signal pads between three-dimensional stacked chips

Similar Documents

Publication Publication Date Title
GB2362996A (en) Gate array architecture
US20070044057A1 (en) Semiconductor device with multiple wiring layers and moisture-protective ring
TW200605739A (en) Printed circuit board having structure for relieving stress concentration, and semiconductor chip package equipped with the same
KR920017126A (ko) 복수의 인터페이스 레벨을 출력 가능한 반도체 집적 회로장치
TW200644161A (en) Semiconductor integrated circuit having layout in which buffers or protection circuits are arranged in concentrated manner
TW373279B (en) A kind of weld line bonding pad design semiconductor chip having interlocking layout
TWI264127B (en) Chip package and substrate thereof
US8461697B2 (en) Semiconductor integrated circuit device
US6727596B2 (en) Semiconductor integrated circuit
KR0145650B1 (ko) Bi-CMOS 게이트 어레이 반도체 집적 회로 및 그에 포함된 내부셀 구조
KR930020682A (ko) 반 주문형 집적 회로
KR970023959A (ko) 내부 회로의 선택적 패드-대-패드 바이패스를 가진 직접 회로 다이(Integrated Circuit Die With Selective Pad-To-Pad Bypass of Internal Circuitry)
TW428261B (en) Chip layout of semiconductor integrated circuit
MY131938A (en) Arrangement of vias in a substrate to support a ball grid array
TWI257155B (en) Semiconductor package
US7408209B2 (en) Semiconductor device with noise control
US20100027223A1 (en) Semiconductor integrated circuit having heat release pattern
KR900001020A (ko) 반도체 집적회로 장치
JPS56140648A (en) Semiconductor integrated circuit device
US7701041B2 (en) Chip-packaging with bonding options having a plurality of package substrates
JPH0360054A (ja) ゲートアレイ
KR960008106Y1 (ko) 반도체 칩의 코너셀(corner cell) 구조
KR100704584B1 (ko) 다중 배선층과 방습링을 갖는 반도체 장치
JPH05243533A (ja) 半導体集積回路装置
JPS61269354A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent