TW370639B - Device and method of a write-protected basic input output system memory - Google Patents
Device and method of a write-protected basic input output system memoryInfo
- Publication number
- TW370639B TW370639B TW087114428A TW87114428A TW370639B TW 370639 B TW370639 B TW 370639B TW 087114428 A TW087114428 A TW 087114428A TW 87114428 A TW87114428 A TW 87114428A TW 370639 B TW370639 B TW 370639B
- Authority
- TW
- Taiwan
- Prior art keywords
- write
- output system
- basic input
- input output
- system memory
- Prior art date
Links
Landscapes
- Storage Device Security (AREA)
Abstract
A device and method of a write-protected basic input output system memory, which is applied to a personal computer having a central processing unit, comprises: a memory; a write-in device; and a write-in discriminating device. A program sets the value of a specific register in the central processing unit to a specific value. And the write-in discriminating device can execute a write-in act to the memory stored with basic input output system program in response to the specific value of the specific register in a central processing unit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW087114428A TW370639B (en) | 1998-08-31 | 1998-08-31 | Device and method of a write-protected basic input output system memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW087114428A TW370639B (en) | 1998-08-31 | 1998-08-31 | Device and method of a write-protected basic input output system memory |
Publications (1)
Publication Number | Publication Date |
---|---|
TW370639B true TW370639B (en) | 1999-09-21 |
Family
ID=57941491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW087114428A TW370639B (en) | 1998-08-31 | 1998-08-31 | Device and method of a write-protected basic input output system memory |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW370639B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI547805B (en) * | 2014-10-22 | 2016-09-01 | 鴻海精密工業股份有限公司 | Sio device with spi bus gateway controller for write protection |
-
1998
- 1998-08-31 TW TW087114428A patent/TW370639B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI547805B (en) * | 2014-10-22 | 2016-09-01 | 鴻海精密工業股份有限公司 | Sio device with spi bus gateway controller for write protection |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0356237A3 (en) | Integrated Circuit Card | |
TW335468B (en) | Semiconductor device and the computer system | |
KR900007680B1 (en) | Input/output control system | |
UA66929C2 (en) | Method for accessing memory and the memory for the realization of the method | |
TW333628B (en) | Method, processor and computer system for interrupt control used for different lengths of commands that the interrupt command can be correctly executed. | |
TW339427B (en) | Multibank-multiport memories and systems and methods using the same | |
TW332878B (en) | Register file | |
AU2003254040A8 (en) | Method, system, and program for configuring components on a bus for input/output operations | |
MY124338A (en) | System for determining whether a subsequent transaction may be allowed or must be allowed or must not be allowed to bypass a preceding transaction | |
TW370639B (en) | Device and method of a write-protected basic input output system memory | |
TW324800B (en) | Dual-directory virtual cache and control method thereof | |
EP0299075A4 (en) | Processing unit having at least one coprocessor. | |
TW200511027A (en) | Information processing apparatus, memory, information processing method, and program | |
TW273014B (en) | A circuit for sensing input conditions of keyboard | |
TW200502846A (en) | System and method preventing exceptional execution of central processing unit and the computer readable storage medium | |
TW345637B (en) | Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs. | |
KR910001545A (en) | CPU core | |
KR930023847A (en) | Parallel processor system | |
TW554286B (en) | Automatic conversion device for byte sequence | |
JPS6425258A (en) | Memory access circuit | |
EP0369407A3 (en) | Central processing unit for data processor having emulation function | |
TW256890B (en) | Detecting method and device for CPU executing efficiency | |
UA23358A (en) | Multiport memory device | |
JPS5498125A (en) | Control storage unit of computer | |
TW239203B (en) | Encoding/decoding device |