TW366563B - Double damascene structure and the manufacturing method - Google Patents

Double damascene structure and the manufacturing method

Info

Publication number
TW366563B
TW366563B TW087101688A TW87101688A TW366563B TW 366563 B TW366563 B TW 366563B TW 087101688 A TW087101688 A TW 087101688A TW 87101688 A TW87101688 A TW 87101688A TW 366563 B TW366563 B TW 366563B
Authority
TW
Taiwan
Prior art keywords
damascene structure
double damascene
manufacturing
trench
etching
Prior art date
Application number
TW087101688A
Other languages
Chinese (zh)
Inventor
zhi-ren Li
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW087101688A priority Critical patent/TW366563B/en
Priority to JP10131822A priority patent/JP2000243829A/en
Priority to DE19826546A priority patent/DE19826546A1/en
Priority to FR9807632A priority patent/FR2774808A1/en
Priority to US09/113,879 priority patent/US5933761A/en
Application granted granted Critical
Publication of TW366563B publication Critical patent/TW366563B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26533—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically inactive species in silicon to make buried insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/7681—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving one or more buried masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

Double damascene structure and the manufacturing method by means of forming two insulation layers in the dielectric layer for non-equidistance etching and dielectric cavity and trench, plus stuffing of conductive layer for a double damascene structure. The present invention provides solutions to the known issue of hard determination of etching end and having the opening wall for trench mask of self alignment, without suffering poor alignment of the multiple masks in known practices.
TW087101688A 1998-02-09 1998-02-09 Double damascene structure and the manufacturing method TW366563B (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
TW087101688A TW366563B (en) 1998-02-09 1998-02-09 Double damascene structure and the manufacturing method
JP10131822A JP2000243829A (en) 1998-02-09 1998-05-14 Dual damask structure and its manufacture
DE19826546A DE19826546A1 (en) 1998-02-09 1998-06-15 Dual damascene structure with improved control of the etching stop
FR9807632A FR2774808A1 (en) 1998-02-09 1998-06-17 DOUBLE-DAMASCAN STRUCTURE AND MANUFACTURING METHOD THEREOF
US09/113,879 US5933761A (en) 1998-02-09 1998-07-10 Dual damascene structure and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW087101688A TW366563B (en) 1998-02-09 1998-02-09 Double damascene structure and the manufacturing method

Publications (1)

Publication Number Publication Date
TW366563B true TW366563B (en) 1999-08-11

Family

ID=21629471

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087101688A TW366563B (en) 1998-02-09 1998-02-09 Double damascene structure and the manufacturing method

Country Status (4)

Country Link
JP (1) JP2000243829A (en)
DE (1) DE19826546A1 (en)
FR (1) FR2774808A1 (en)
TW (1) TW366563B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004055213B4 (en) * 2004-11-16 2009-04-09 Atmel Germany Gmbh Method for producing an integrated circuit on a semiconductor chip
US7514365B2 (en) 2005-11-16 2009-04-07 United Microelectronics Corp. Method of fabricating opening and plug
JP2008210893A (en) * 2007-02-23 2008-09-11 Fujitsu Ltd Semiconductor device and method for manufacturing the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01143231A (en) * 1987-11-27 1989-06-05 Nec Corp Manufacture of semiconductor device
JP2934353B2 (en) * 1992-06-24 1999-08-16 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US5741626A (en) * 1996-04-15 1998-04-21 Motorola, Inc. Method for forming a dielectric tantalum nitride layer as an anti-reflective coating (ARC)
US5741741A (en) * 1996-05-23 1998-04-21 Vanguard International Semiconductor Corporation Method for making planar metal interconnections and metal plugs on semiconductor substrates

Also Published As

Publication number Publication date
DE19826546A1 (en) 1999-08-19
FR2774808A1 (en) 1999-08-13
JP2000243829A (en) 2000-09-08

Similar Documents

Publication Publication Date Title
TW200503166A (en) Method of forming a low-k dual damascene interconnect structure
TW200633000A (en) Method for forming dual damascene structure with tapered via portion and improved performance
TWI265596B (en) Method for forming dual damascene with improved etch profiles
AU3572297A (en) A capacitor and methods of forming a capacitor
AU2001291812A1 (en) Method for producing a semiconductor-metal contact through dielectric layer
TW374224B (en) Dual damascene process for manufacturing low k dielectrics
GB0101467D0 (en) Methods for forming integrated circuit devices through selective etching of an insulation layer to increase the self-aligned contact area adjacent a semicondu
EP1333483A4 (en) Method of etching dual damascene structure
TW368741B (en) Manufacturing method for dual damascene
TW374948B (en) Method of prevention of poisoning trenches in dual damascene process structures and dielectric layer windows
SG144785A1 (en) Method of fabricating dual damascene structure
WO2006073818A3 (en) System for and method of forming via holes by use of selective plasma etching in a continuous inline shadow mask deposition process
TW351849B (en) Method for fabricating shadow trench insulation structure
TW340960B (en) Process for forming deep trench drams with sub-groundrule gates
TW366563B (en) Double damascene structure and the manufacturing method
TW200520146A (en) Method for forming a semiconductor device having isolation regions
SG128440A1 (en) Silicon-rich oxide for copper damascene interconnect incorporating low dielectric constant dielectrics
TW372351B (en) Manufacturing method for silicon tolerance wall in self-aligned contact forming process
TW374244B (en) Method for manufacturing a bit line having extra-fine width
TW362258B (en) Silicon trench contact structure on the insulation layer
WO2002063676A3 (en) A slot via filled dual damascene structure without middle stop layer and method for making the same
TW430949B (en) Semiconductor memory device with fuse cutting performance improved
TW429550B (en) Self-aligned DRAM cell
TW428276B (en) Method for increasing the reliability of gate oxide layer
TW200509301A (en) Structure of interconnects and fabricating method thereof