TW360852B - Pipeline processor - Google Patents

Pipeline processor

Info

Publication number
TW360852B
TW360852B TW085104015A TW85104015A TW360852B TW 360852 B TW360852 B TW 360852B TW 085104015 A TW085104015 A TW 085104015A TW 85104015 A TW85104015 A TW 85104015A TW 360852 B TW360852 B TW 360852B
Authority
TW
Taiwan
Prior art keywords
instruction
address
counter
branch
predictive
Prior art date
Application number
TW085104015A
Other languages
English (en)
Inventor
Katsuya Hasegawa
Original Assignee
Matsushita Electric Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Ind Co Ltd filed Critical Matsushita Electric Ind Co Ltd
Application granted granted Critical
Publication of TW360852B publication Critical patent/TW360852B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30058—Conditional branch instructions
TW085104015A 1995-04-12 1996-04-06 Pipeline processor TW360852B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8684495 1995-04-12

Publications (1)

Publication Number Publication Date
TW360852B true TW360852B (en) 1999-06-11

Family

ID=13898127

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085104015A TW360852B (en) 1995-04-12 1996-04-06 Pipeline processor

Country Status (3)

Country Link
US (1) US5724563A (zh)
KR (1) KR100233220B1 (zh)
TW (1) TW360852B (zh)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6170053B1 (en) * 1996-06-27 2001-01-02 Texas Instruments Incorporated Microprocessor with circuits, systems and methods for responding to branch instructions based on history of prediction accuracy
JPH1185515A (ja) * 1997-09-10 1999-03-30 Ricoh Co Ltd マイクロプロセッサ
US6016555A (en) * 1997-11-19 2000-01-18 Texas Instruments Incorporated Non-intrusive software breakpoints in a processor instruction execution pipeline
US6334184B1 (en) * 1998-03-24 2001-12-25 International Business Machines Corporation Processor and method of fetching an instruction that select one of a plurality of decoded fetch addresses generated in parallel to form a memory request
WO2001016702A1 (en) 1999-09-01 2001-03-08 Intel Corporation Register set used in multithreaded parallel processor architecture
US7681018B2 (en) 2000-08-31 2010-03-16 Intel Corporation Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set
US7178138B2 (en) * 2001-01-24 2007-02-13 Texas Instruments Incorporated Method and tool for verification of algorithms ported from one instruction set architecture to another
ATE432499T1 (de) * 2001-06-29 2009-06-15 Texas Instruments Inc Verfahren zur verbesserung der sichtbarkeit von berechnung der effektiven adressen in pipelinearchitektur
US7216204B2 (en) 2001-08-27 2007-05-08 Intel Corporation Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment
US7225281B2 (en) * 2001-08-27 2007-05-29 Intel Corporation Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms
US7487505B2 (en) * 2001-08-27 2009-02-03 Intel Corporation Multithreaded microprocessor with register allocation based on number of active threads
US6868476B2 (en) 2001-08-27 2005-03-15 Intel Corporation Software controlled content addressable memory in a general purpose execution datapath
US7610451B2 (en) * 2002-01-25 2009-10-27 Intel Corporation Data transfer mechanism using unidirectional pull bus and push bus
US7337275B2 (en) * 2002-08-13 2008-02-26 Intel Corporation Free list and ring data structure management
US7634640B2 (en) * 2002-08-30 2009-12-15 Infineon Technologies Ag Data processing apparatus having program counter sensor
JP2004206389A (ja) * 2002-12-25 2004-07-22 Denso Corp Ｒｉｓｃ型ｃｐｕ，コンパイラ，マイクロコンピュータ及び補助演算装置
US6941438B2 (en) 2003-01-10 2005-09-06 Intel Corporation Memory interleaving
US7454585B2 (en) * 2005-12-22 2008-11-18 International Business Machines Corporation Efficient and flexible memory copy operation
US8966228B2 (en) * 2009-03-20 2015-02-24 Arm Limited Instruction fetching following changes in program flow
JP2011209905A (ja) * 2010-03-29 2011-10-20 Sony Corp 命令フェッチ装置、プロセッサ、および、プログラムカウンタ加算制御方法
US9535701B2 (en) 2014-01-29 2017-01-03 Telefonaktiebolaget Lm Ericsson (Publ) Efficient use of branch delay slots and branch prediction in pipelined computer architectures
US9430245B2 (en) 2014-03-28 2016-08-30 Telefonaktiebolaget Lm Ericsson (Publ) Efficient branch predictor history recovery in pipelined computer architectures employing branch prediction and branch delay slots of variable size
GB2548604B (en) * 2016-03-23 2018-03-21 Advanced Risc Mach Ltd Branch instruction
US10936318B2 (en) * 2018-11-14 2021-03-02 International Business Machines Corporation Tagged indirect branch predictor (TIP)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05108345A (ja) * 1991-10-16 1993-04-30 Nec Corp 分岐命令処理装置

Also Published As

Publication number Publication date
KR960038602A (ko) 1996-11-21
KR100233220B1 (ko) 1999-12-01
US5724563A (en) 1998-03-03

Similar Documents

Publication Publication Date Title
TW360852B (en) Pipeline processor
US4777587A (en) System for processing single-cycle branch instruction in a pipeline having relative, absolute, indirect and trap addresses
KR920001319A (ko) 처리기 및 처리기의 처리방법
US5461722A (en) Parallel processing apparatus suitable for executing in parallel a plurality of instructions including at least two branch instructions
TW344060B (en) Processor and method for speculatively executing a conditional branch instruction utilizing a selected one of multiple branch prediction methodologies
KR20020073233A (ko) 코프로세서 명령 실행 장치 및 방법
KR930018368A (ko) 롬(rom) 용량을 저감한 데이타 프로세서
WO1996008762A3 (en) Processing system with word-aligned branch target
US6055626A (en) Method and circuit for delayed branch control and method and circuit for conditional-flag rewriting control
US6308263B1 (en) Pipeline processing apparatus for reducing delays in the performance of processing operations
JPH0418635A (ja) ディジタル信号プロセッサ
US6182211B1 (en) Conditional branch control method
US5479620A (en) Control unit modifying micro instructions for one cycle execution
US5771376A (en) Pipeline arithmetic and logic system with clock control function for selectively supplying clock to a given unit
US7302555B2 (en) Zero overhead branching and looping in time stationary processors
KR20020086214A (ko) 마이크로프로세서
JP3335735B2 (ja) 演算処理装置
WO2002039272A9 (en) Method and apparatus for reducing branch latency
JPH11161490A (ja) 命令実行サイクル可変回路
JPH0793151A (ja) 命令供給装置
KR100515039B1 (ko) 조건부 명령어를 고려한 파이프라인 상태 표시 회로
WO1996019767A1 (en) Microprocessor for simultaneous execution of a plurality of programs
JPS5566028A (en) Information processing unit
KR950014161B1 (ko) 어레이 프로세서(array processor)의 2단계(stage) 명령어 파이프라인 처리방법
JP2000020308A (ja) プログラム制御方法およびその装置