TW348302B - Method of fabricating silicon-on-insulator substrate - Google Patents

Method of fabricating silicon-on-insulator substrate

Info

Publication number
TW348302B
TW348302B TW085115676A TW85115676A TW348302B TW 348302 B TW348302 B TW 348302B TW 085115676 A TW085115676 A TW 085115676A TW 85115676 A TW85115676 A TW 85115676A TW 348302 B TW348302 B TW 348302B
Authority
TW
Taiwan
Prior art keywords
substrate
insulator substrate
forming
device substrate
fabricating silicon
Prior art date
Application number
TW085115676A
Other languages
English (en)
Inventor
Kap Kim Jae
Original Assignee
Hyundai Electronics Ind
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics Ind filed Critical Hyundai Electronics Ind
Application granted granted Critical
Publication of TW348302B publication Critical patent/TW348302B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76275Vertical isolation by bonding techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76281Lateral isolation by selective oxidation of silicon

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
TW085115676A 1995-12-30 1996-12-19 Method of fabricating silicon-on-insulator substrate TW348302B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950069452A KR970052020A (ko) 1995-12-30 1995-12-30 에스 오 아이 기판 제조방법

Publications (1)

Publication Number Publication Date
TW348302B true TW348302B (en) 1998-12-21

Family

ID=19448450

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085115676A TW348302B (en) 1995-12-30 1996-12-19 Method of fabricating silicon-on-insulator substrate

Country Status (6)

Country Link
JP (1) JPH1050824A (zh)
KR (1) KR970052020A (zh)
CN (1) CN1078737C (zh)
DE (1) DE19653199A1 (zh)
GB (1) GB2309826B (zh)
TW (1) TW348302B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010056788A (ko) * 1999-12-16 2001-07-04 박종섭 에스오아이 기판의 제조방법
CN102148183B (zh) * 2011-03-10 2015-04-29 上海华虹宏力半导体制造有限公司 具有阶梯型氧化埋层的soi的形成方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0719839B2 (ja) * 1989-10-18 1995-03-06 株式会社東芝 半導体基板の製造方法
JPH03180070A (ja) * 1989-12-08 1991-08-06 Seiko Epson Corp 半導体装置及びその製造方法
JP2754819B2 (ja) * 1989-12-28 1998-05-20 株式会社日本自動車部品総合研究所 誘電体分離型半導体基板の製造方法
US5091330A (en) * 1990-12-28 1992-02-25 Motorola, Inc. Method of fabricating a dielectric isolated area
JP3099446B2 (ja) * 1991-08-30 2000-10-16 株式会社デンソー 誘電体分離領域を有する半導体基板
KR950000106B1 (ko) * 1992-01-08 1995-01-09 삼성전자 주식회사 반도체 장치의 제조방법
US6103598A (en) * 1995-07-13 2000-08-15 Canon Kabushiki Kaisha Process for producing semiconductor substrate

Also Published As

Publication number Publication date
DE19653199A1 (de) 1997-07-03
GB9626980D0 (en) 1997-02-12
CN1162836A (zh) 1997-10-22
GB2309826A (en) 1997-08-06
CN1078737C (zh) 2002-01-30
JPH1050824A (ja) 1998-02-20
KR970052020A (ko) 1997-07-29
GB2309826B (en) 2000-07-05

Similar Documents

Publication Publication Date Title
TW346675B (en) Silicon-on-insulator and CMOS-on-SOI double film structures and fabrication process
SG125927A1 (en) Silicon-on-insulator ulsi devices with multiple s ilicon film thicknesses
GB2343197B (en) Method of forming silicon oxide layer and method of manufacturing thin film transistor thereby
EP1213748A3 (en) Semiconductor substrate and method for fabricating the same
SG49343A1 (en) Semiconductor and a method for manufacturing an oxide film on the surface of a semiconductor substrate
EP0684650A3 (en) SiGe thin film semiconductor arrangement or SiGe layer structure and method for production.
EP0924769A4 (en) METHOD FOR TRANSFERING THIN-LAYER COMPONENTS, THIN-LAYER COMPONENT, THIN-LAYER INTEGRATED CIRCUIT COMPONENT, ACTIVE MATRIX SUBSTRATE, LIQUID CRYSTAL DISPLAY AND ELECTRONIC DEVICE
EP0749165A3 (en) Thin film transistor over an insulated semiconductor substrate and method of manufacture
WO2002057180A3 (en) Soi/glass process for forming thin silicon micromachined structures
EP2413352A3 (en) Soi wafer and method for producing soi wafer
EP1744365A3 (en) Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device, and liquid crystal display device produced by the same
MY128651A (en) Semiconductor device and manufacturing method thereof
EP0926725A3 (en) Defect induced buried oxide (dibox) for throughput SOI
WO2001099169A3 (en) Etch stop layer system for sige devices
TW327250B (en) Wafer dicing/bonding sheet and process for producing semiconductor device
EP0769369A3 (en) Laminated film, method for production thereof, bag and package using the laminated film, and method for separation thereof
WO2005055290A3 (en) Method of fabricating a strained semiconductor-on-insulator substrate
EP0915503A3 (en) Semiconductor device for use in a light valve device, and process for manufacturing the same
EP2237105A3 (en) Optical waveguide devices and travelling wave type optical modulators
EP1463105A3 (en) Semiconductor device and method of manufacturing the same by a transfer technique
EP0843345A3 (en) Method of manufacturing a semiconductor article
EP1009033A3 (en) Piezoelectric luminous element, display device, and method for manufacturing same
EP0814509A3 (en) Method for making a substrate structure with improved heat dissipation
CA2278826A1 (en) Optical waveguide device and method of producing the same
EP1396883A3 (en) Substrate and manufacturing method therefor

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent