TW336346B - Double interface sealing local oxidation of silicon (LOCOS) - Google Patents
Double interface sealing local oxidation of silicon (LOCOS)Info
- Publication number
- TW336346B TW336346B TW086116010A TW86116010A TW336346B TW 336346 B TW336346 B TW 336346B TW 086116010 A TW086116010 A TW 086116010A TW 86116010 A TW86116010 A TW 86116010A TW 336346 B TW336346 B TW 336346B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- silicon
- silicon nitride
- forming
- nitride layer
- Prior art date
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Abstract
A process for local oxidation of silicon, which at least comprises the following steps: forming a pad oxidation layer on a silicon substrate; forming a first silicon nitride layer on the pad oxidation layer; forming a photoresist layer on the first silicon nitride layer to define an active region; using the photoresist layer as the mask to remove a portion of the first silicon nitride layer and the pad oxidation layer; removing a portion of the edge of the pad oxidation layer to form a bottom-cut cavity underneath the first silicon nitride layer; forming a silicon dioxide layer on the silicon substrate on a region between the pad oxidation layer; forming a second silicon nitride layer on the silicon dioxide layer and on the first silicon nitride layer and filling the bottom-cut cavity; removing a portion of the second silicon nitride layer to form a silicon nitride gap wall on the side wall of the first silicon nitride layer, on the first silicon nitride layer and in the bottom-cut cavity; forming an amorphous silicon layer on the silicon nitride gap wall, on the first silicon nitride layer and the silicon dioxide layer; removing a portion of the amorphous silicon layer to form an amorphous silicon gap wall on the lower edge of the silicon nitride gap side wall and the silicon dioxide layer; forming a field oxidation region on the silicon substrate in the silicon nitride gap wall; removing the first silicon nitride layer; removing the silicon nitride gap wall; and removing the pad oxidation layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086116010A TW336346B (en) | 1997-10-28 | 1997-10-28 | Double interface sealing local oxidation of silicon (LOCOS) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086116010A TW336346B (en) | 1997-10-28 | 1997-10-28 | Double interface sealing local oxidation of silicon (LOCOS) |
Publications (1)
Publication Number | Publication Date |
---|---|
TW336346B true TW336346B (en) | 1998-07-11 |
Family
ID=58263133
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086116010A TW336346B (en) | 1997-10-28 | 1997-10-28 | Double interface sealing local oxidation of silicon (LOCOS) |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW336346B (en) |
-
1997
- 1997-10-28 TW TW086116010A patent/TW336346B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW348274B (en) | Method for forming a trench isolation structure in an integrated circuit | |
WO2000013852A8 (en) | Apparatuses and methods for polishing semiconductor wafers | |
TW348300B (en) | Semiconductor device fabrication method and apparatus using connecting implants | |
TW337040B (en) | Method of doping trench sidewalls before trench etching | |
TW368727B (en) | Manufacturing method for shallow trench isolation structure | |
TW377453B (en) | Production of electronic device | |
EP0928018A3 (en) | Reduction of black silicon in semiconductor fabrication | |
EP0928019A3 (en) | Reduced etch stop layer erosion | |
TW356583B (en) | Barrier layer forming method | |
EP0773582A3 (en) | Method of forming a trench isolation structure in an integrated circuit | |
TW368721B (en) | Local oxidation method employing polycide/silicon nitride clearance wall by controlling the width of pad oxide and silicon nitride to optimize the forming of isolation area | |
EP0887846A3 (en) | Method of reducing the formation of watermarks on semiconductor wafers | |
TW357405B (en) | Method for pre-shaping a semiconductor substrate for polishing and structure | |
TW366559B (en) | Manufacturing method of shallow trench isolation structure | |
TW336346B (en) | Double interface sealing local oxidation of silicon (LOCOS) | |
TW336345B (en) | Nitride cap amorphous silicon spacer local oxidation | |
TW429514B (en) | Planarization method for polysilicon layer deposited on the trench | |
TW347576B (en) | Method to produce an integrated circuit arrangement | |
TW336349B (en) | Process for producing IC well construction | |
TW291580B (en) | Manufacturing process of shallow isolation trench | |
TW372347B (en) | Semiconductor device having tungsten nitride sidewalls formed on tungsten regions and method of construction | |
TW346662B (en) | Process for producing polybuffered spacer LOCOS isolation | |
TW346663B (en) | Process for forming an oxidation isolation region in a substrate | |
KR960016770B1 (en) | Method for making isolation regions between semiconductor components | |
EP0547908A3 (en) | Method of forming an improved poly-buffered locos process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees | ||
GD4A | Issue of patent certificate for granted invention patent |