TW297111B - - Google Patents
Download PDFInfo
- Publication number
- TW297111B TW297111B TW085100981A TW85100981A TW297111B TW 297111 B TW297111 B TW 297111B TW 085100981 A TW085100981 A TW 085100981A TW 85100981 A TW85100981 A TW 85100981A TW 297111 B TW297111 B TW 297111B
- Authority
- TW
- Taiwan
- Prior art keywords
- cache memory
- data processor
- data
- instruction
- patent application
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US38303795A | 1995-02-03 | 1995-02-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW297111B true TW297111B (https=) | 1997-02-01 |
Family
ID=23511440
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085100981A TW297111B (https=) | 1995-02-03 | 1996-01-26 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JPH08272681A (https=) |
| KR (1) | KR960032182A (https=) |
| TW (1) | TW297111B (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6665775B1 (en) * | 2000-09-22 | 2003-12-16 | Intel Corporation | Cache dynamically configured for simultaneous accesses by multiple computing engines |
-
1996
- 1996-01-26 TW TW085100981A patent/TW297111B/zh active
- 1996-02-01 KR KR1019960002404A patent/KR960032182A/ko not_active Ceased
- 1996-02-02 JP JP8017299A patent/JPH08272681A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| JPH08272681A (ja) | 1996-10-18 |
| KR960032182A (ko) | 1996-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0734553B1 (en) | Split level cache | |
| KR100260864B1 (ko) | 전자 회로의 전력 소모를 감소시키기 위한 장치와 방법 | |
| US5781924A (en) | Computer caching methods and apparatus | |
| US5412787A (en) | Two-level TLB having the second level TLB implemented in cache tag RAMs | |
| US5155832A (en) | Method to increase performance in a multi-level cache system by the use of forced cache misses | |
| US6138208A (en) | Multiple level cache memory with overlapped L1 and L2 memory access | |
| CN101375228B (zh) | 具有省电指令高速缓存通路预测器和指令代替方案的微处理器 | |
| JP2000122916A5 (https=) | ||
| JP3666689B2 (ja) | 仮想アドレス変換方法 | |
| JP5341163B2 (ja) | 可変長命令の固定数を持つ命令キャッシュ | |
| US6223255B1 (en) | Microprocessor with an instruction level reconfigurable n-way cache | |
| JP2000231549A (ja) | マイクロプロセッサ | |
| US5155828A (en) | Computing system with a cache memory and an additional look-aside cache memory | |
| JPH10124335A (ja) | 電子回路内の電力消費を減少させる方法及びシステム | |
| US6029241A (en) | Processor architecture scheme having multiple bank address override sources for supplying address values and method therefor | |
| GB2200481A (en) | Maintaining coherence between a microprocessor's integrated cache and external memory | |
| JPS62164148A (ja) | デ−タ処理システム | |
| JP3618868B2 (ja) | 二重モード変換索引バッファを利用したデータ処理システムにおける効率的メモリ管理の方法およびシステム | |
| JPS5868286A (ja) | キヤツシユメモリおよびその作動方法 | |
| US8041930B2 (en) | Data processing apparatus and method for controlling thread access of register sets when selectively operating in secure and non-secure domains | |
| US6581150B1 (en) | Apparatus and method for improved non-page fault loads and stores | |
| TW297111B (https=) | ||
| JPH0519176B2 (https=) | ||
| KR100218616B1 (ko) | 현재의 트랜잭션동안 다음 어드레스를 제공하기 위한 전송방법 및 시스템 | |
| US5721867A (en) | Method and apparatus for executing single beat write store instructions during a cache store linefill operation |