KR960032182A - 데이타 프로세서 - Google Patents

데이타 프로세서 Download PDF

Info

Publication number
KR960032182A
KR960032182A KR1019960002404A KR19960002404A KR960032182A KR 960032182 A KR960032182 A KR 960032182A KR 1019960002404 A KR1019960002404 A KR 1019960002404A KR 19960002404 A KR19960002404 A KR 19960002404A KR 960032182 A KR960032182 A KR 960032182A
Authority
KR
South Korea
Prior art keywords
cache
data
instruction
data processor
operand
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1019960002404A
Other languages
English (en)
Korean (ko)
Inventor
바산트 알게이드 프라모드
Original Assignee
제임스 에이취. 폭스
에이티 앤드 티 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 제임스 에이취. 폭스, 에이티 앤드 티 코포레이션 filed Critical 제임스 에이취. 폭스
Publication of KR960032182A publication Critical patent/KR960032182A/ko
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
KR1019960002404A 1995-02-03 1996-02-01 데이타 프로세서 Ceased KR960032182A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US38303795A 1995-02-03 1995-02-03
US383,037 1995-02-03

Publications (1)

Publication Number Publication Date
KR960032182A true KR960032182A (ko) 1996-09-17

Family

ID=23511440

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960002404A Ceased KR960032182A (ko) 1995-02-03 1996-02-01 데이타 프로세서

Country Status (3)

Country Link
JP (1) JPH08272681A (https=)
KR (1) KR960032182A (https=)
TW (1) TW297111B (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6665775B1 (en) * 2000-09-22 2003-12-16 Intel Corporation Cache dynamically configured for simultaneous accesses by multiple computing engines

Also Published As

Publication number Publication date
TW297111B (https=) 1997-02-01
JPH08272681A (ja) 1996-10-18

Similar Documents

Publication Publication Date Title
KR100195666B1 (ko) 두개의 아키텍처를 지원하는 프로세서 및 이에 구현된방법,컴퓨터시스템
US6026479A (en) Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs
US5953748A (en) Processor with an efficient translation lookaside buffer which uses previous address computation results
US5852738A (en) Method and apparatus for dynamically controlling address space allocation
CN1993683B (zh) 体系结构事件期间维持处理器资源
CA2088978C (en) Translation buffer for virtual machines with address space match
JP4437001B2 (ja) 変換索引バッファのフラッシュフィルタ
US5940858A (en) Cache circuit with programmable sizing and method of operation
US6223255B1 (en) Microprocessor with an instruction level reconfigurable n-way cache
EP1182569B8 (en) TLB lock and unlock operation
US6351797B1 (en) Translation look-aside buffer for storing region configuration bits and method of operation
EP0734553A1 (en) Split level cache
KR910003498A (ko) 마이크로 프로세서
US6061774A (en) Limited virtual address aliasing and fast context switching with multi-set virtual cache without backmaps
EP0085755A2 (en) Storage fetch protect override controls
US6065091A (en) Translation look-aside buffer slice circuit and method of operation
US5946718A (en) Shadow translation look-aside buffer and method of operation
JPH06236353A (ja) マルチプロセッサ・コンピュータ・システムのシステム・メモリの並行性を増大する方法およびシステム
US8041930B2 (en) Data processing apparatus and method for controlling thread access of register sets when selectively operating in secure and non-secure domains
DE69423938D1 (de) Datenverarbeitungssystem mit Aufrechterhaltung der Cachespeicherkohärenz unter Verwendung eines Snoopprotokolls
US5619673A (en) Virtual access cache protection bits handling method and apparatus
KR960032182A (ko) 데이타 프로세서
US5329627A (en) Method and apparatus for a translation lookaside buffer with built-in replacement scheme in a computer system
US5666508A (en) Four state two bit recoded alignment fault state circuit for microprocessor address misalignment fault generation
US5596717A (en) Four state token passing alignment fault state circuit for microprocessor address misalignment fault generation

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19960201

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20010102

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19960201

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20030327

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20030709

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20030327

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I