Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics CorpfiledCriticalUnited Microelectronics Corp
Priority to TW84111690ApriorityCriticalpatent/TW275117B/en
Application grantedgrantedCritical
Publication of TW275117BpublicationCriticalpatent/TW275117B/en
A Switchable memory address generating device for generating memory address comprises: one base register that is one memory address from which memory data is stored; one vertical screen position corresponding to the n-th screen scan line, i.e. current scan line position on screen; one address synthesizing device with at least two modes, in which the first mode is that memory address is the addition result of base register and horizontal screen position, the second mode is that memory address is generated by single base register; one switching signal for switching the above two address synthesizing device modes.
TW84111690A1995-11-031995-11-03Switchable memory address generating method and device
TW275117B
(en)