TW258843B - Zero flag generator for adder - Google Patents

Zero flag generator for adder

Info

Publication number
TW258843B
TW258843B TW82108379A TW82108379A TW258843B TW 258843 B TW258843 B TW 258843B TW 82108379 A TW82108379 A TW 82108379A TW 82108379 A TW82108379 A TW 82108379A TW 258843 B TW258843 B TW 258843B
Authority
TW
Taiwan
Prior art keywords
bit
adder
zero flag
signal
sum
Prior art date
Application number
TW82108379A
Other languages
Chinese (zh)
Inventor
Shiang-Jyh Lay
Hwai-Tzuu Jang
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW82108379A priority Critical patent/TW258843B/en
Application granted granted Critical
Publication of TW258843B publication Critical patent/TW258843B/en

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

A zero flag generator used in digital adder, that generates sum signal and carry signal from n-bit input signal and outputs either 0 or 1 carry signal of the most significant bit of sum, includes: (1) detector for detecting the most significant bit and being not slower than sum generation of adder; (2) gate array device with individual input for inputting each bit of n-bit same as adder with individual input to each bit; (3) decoder for decode the output of the above gate array device, in which the output has carry signal of the least significant bit in n-bit to determine several conditions with zero flag.
TW82108379A 1993-10-06 1993-10-06 Zero flag generator for adder TW258843B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW82108379A TW258843B (en) 1993-10-06 1993-10-06 Zero flag generator for adder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW82108379A TW258843B (en) 1993-10-06 1993-10-06 Zero flag generator for adder

Publications (1)

Publication Number Publication Date
TW258843B true TW258843B (en) 1995-10-01

Family

ID=51401804

Family Applications (1)

Application Number Title Priority Date Filing Date
TW82108379A TW258843B (en) 1993-10-06 1993-10-06 Zero flag generator for adder

Country Status (1)

Country Link
TW (1) TW258843B (en)

Similar Documents

Publication Publication Date Title
TW324813B (en) Image encoded data transforming apparatus
TW347639B (en) System and method for processing video data
EP0395372A3 (en) Layered mix effects switcher architecture
DE69033965T2 (en) Multiprocessor system with multiple instruction sources
TW237584B (en) Device and method for testing a dithered analog-to-digital converter
HK1054838B (en) Method and apparatus for deriving at least one audio signal from two or more input audio signals
TW243568B (en) Digital signal processor with an embedded viterbi co-processor
TW258843B (en) Zero flag generator for adder
TW374885B (en) The arithmetic unit
KR970002596A (en) Carry-Up Adder Using Clock Phase
JPS55166749A (en) Decoder circuit
JPS56146338A (en) Translating system of alarm signal
JPS5666947A (en) Data transmission method
JPS5683154A (en) Transmission method for pcm data
JPS5344129A (en) Key inputting system
van den Berg South African International Music Competitions
EP0339305A3 (en) Parity prediction for binary adders with selection
JPS6421659A (en) Common bus control system
JPS575430A (en) Binary coded decimal converter
JPS5730177A (en) Address converter
JPS5411624A (en) Processing system for video signal
JPS6429123A (en) Error correction device
JPS57168373A (en) Address converting device in picture processing
Berg IN MEMORIAM RICHARD CHERRY (1897-1982)
IT1270729B (en) TWO-PART BICYCLE SADDLE