TW247947B - Memory device - Google Patents
Memory deviceInfo
- Publication number
- TW247947B TW247947B TW83104769A TW83104769A TW247947B TW 247947 B TW247947 B TW 247947B TW 83104769 A TW83104769 A TW 83104769A TW 83104769 A TW83104769 A TW 83104769A TW 247947 B TW247947 B TW 247947B
- Authority
- TW
- Taiwan
- Prior art keywords
- address
- responding
- clock signal
- signal
- serial
- Prior art date
Links
Abstract
A serial access memory device with one data end and one memory cell array of multiple address includes: one shift register with one first input end connected with data end, responding to one address pulse signal, then storing the first address value of one serial access memory operation; one address decoding circuit, responding to one access control signal, the first address value, the address pulse signal and one clock signal, accessing multiple address of memory cell array in serial way; one page selection device connected with shift register, responding the access control signal, address clock signal and clock signal, selectivelystoring one page number.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83104769A TW247947B (en) | 1994-05-26 | 1994-05-26 | Memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83104769A TW247947B (en) | 1994-05-26 | 1994-05-26 | Memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
TW247947B true TW247947B (en) | 1995-05-21 |
Family
ID=51401199
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW83104769A TW247947B (en) | 1994-05-26 | 1994-05-26 | Memory device |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW247947B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7764271B2 (en) | 2005-09-13 | 2010-07-27 | Lite-On Technology Corp. | Method of manufacturing an optical module |
-
1994
- 1994-05-26 TW TW83104769A patent/TW247947B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7764271B2 (en) | 2005-09-13 | 2010-07-27 | Lite-On Technology Corp. | Method of manufacturing an optical module |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU4290296A (en) | A synchronous nand dram architecture | |
TW337018B (en) | Semiconductor nonvolatile memory device | |
KR900010561A (en) | Dual Port Read / Write Register File Memory and Its Configuration Method | |
EP1035478A3 (en) | Semiconductor memory with a timing controlled for receiving data at a semiconductor memory module to be accessed | |
KR900005441A (en) | Semiconductor memory circuit | |
WO1996006390A3 (en) | A two-way set-associative cache memory | |
KR890004318A (en) | Decrypt / Write Memory with On-Chip Input Data Register | |
AU2002240742A1 (en) | Apparatus for variable word length computing in an array processor | |
TW332878B (en) | Register file | |
KR920008750A (en) | Memory device | |
TW377440B (en) | Variable latency memory circuit | |
KR840005958A (en) | Aligner of digital transmission system | |
TW344896B (en) | Semiconductor memory device | |
KR900005454A (en) | Serial I / O Semiconductor Memory | |
US4101973A (en) | Random access memory with volatile data storage | |
TW247947B (en) | Memory device | |
KR960032217A (en) | Serial Data Output Method of Dual Port Memory Device and Dual Port Memory Device | |
KR870009294A (en) | Register File for Bit Slice Processor | |
JPS5798028A (en) | Logical circuit | |
JPS56153437A (en) | Storage device of received data for coupling of electronic computer | |
JPS57207942A (en) | Unpacking circuit | |
JPS6419596A (en) | Shift register with variable word length | |
PIERCE | Hardware multiplier processor[Patent Application] | |
JPS6476487A (en) | Serial access memory | |
KR920000069A (en) | Memory IC with Parallel and Serial Output Conversion |