TW202545041A - 電子裝置 - Google Patents
電子裝置Info
- Publication number
- TW202545041A TW202545041A TW113145289A TW113145289A TW202545041A TW 202545041 A TW202545041 A TW 202545041A TW 113145289 A TW113145289 A TW 113145289A TW 113145289 A TW113145289 A TW 113145289A TW 202545041 A TW202545041 A TW 202545041A
- Authority
- TW
- Taiwan
- Prior art keywords
- bridging
- layer
- wiring
- electronic component
- electronic device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structure Of Printed Boards (AREA)
- Wire Bonding (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2023203322A JP2025088548A (ja) | 2023-11-30 | 2023-11-30 | 電子装置 |
| JP2023-203322 | 2023-11-30 | ||
| PCT/JP2024/039125 WO2025115520A1 (ja) | 2023-11-30 | 2024-11-01 | 電子装置 |
| WOPCT/JP2024/039125 | 2024-11-01 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202545041A true TW202545041A (zh) | 2025-11-16 |
Family
ID=95897661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW113145289A TW202545041A (zh) | 2023-11-30 | 2024-11-25 | 電子裝置 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP2025088548A (https=) |
| TW (1) | TW202545041A (https=) |
| WO (1) | WO2025115520A1 (https=) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6038517B2 (ja) * | 2012-07-13 | 2016-12-07 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
| US9368450B1 (en) * | 2015-08-21 | 2016-06-14 | Qualcomm Incorporated | Integrated device package comprising bridge in litho-etchable layer |
| US10535608B1 (en) * | 2018-07-24 | 2020-01-14 | International Business Machines Corporation | Multi-chip package structure having chip interconnection bridge which provides power connections between chip and package substrate |
| TWI768294B (zh) * | 2019-12-31 | 2022-06-21 | 力成科技股份有限公司 | 封裝結構及其製造方法 |
| US12027448B2 (en) * | 2020-03-24 | 2024-07-02 | Intel Corporation | Open cavity bridge power delivery architectures and processes |
| US20230207475A1 (en) * | 2021-12-23 | 2023-06-29 | Intel Corporation | Hybrid bonded stacked memory with tsv as chiplet for package structure |
-
2023
- 2023-11-30 JP JP2023203322A patent/JP2025088548A/ja active Pending
-
2024
- 2024-11-01 WO PCT/JP2024/039125 patent/WO2025115520A1/ja active Pending
- 2024-11-25 TW TW113145289A patent/TW202545041A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| WO2025115520A1 (ja) | 2025-06-05 |
| JP2025088548A (ja) | 2025-06-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10672750B2 (en) | Semiconductor device | |
| KR100727540B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| US7452751B2 (en) | Semiconductor device and method of manufacturing the same | |
| JP2902937B2 (ja) | 高性能コンピュータ用の3次元パッケージおよび構造 | |
| CN101276809B (zh) | 半导体器件及其制造方法 | |
| KR20040072025A (ko) | 온 다이 본딩 패드 확장을 사용하여 마이크로일렉트로닉장치를 패키지하는 방법 | |
| US10714416B2 (en) | Semiconductor package having a circuit pattern | |
| TWI819134B (zh) | 高密度基板及具有其之堆疊矽封裝組件 | |
| JP2010074194A (ja) | 半導体装置およびその製造方法 | |
| US8441133B2 (en) | Semiconductor device | |
| US8178790B2 (en) | Interposer and method for manufacturing interposer | |
| KR20230063426A (ko) | 반도체 패키지 및 그 제조방법 | |
| CN120319666B (zh) | 2.5d衬底封装方法和封装结构 | |
| CN116072664A (zh) | 封装结构及其形成方法 | |
| TW202312374A (zh) | 用於半導體設備封裝的加勁框架 | |
| TW202545041A (zh) | 電子裝置 | |
| JP5171726B2 (ja) | 半導体装置 | |
| JP7713503B2 (ja) | 半導体パッケージング用基板、半導体パッケージ、及び半導体パッケージング用基板の製造方法 | |
| CN1957465B (zh) | 半导体器件及配线基板 | |
| TW202527314A (zh) | 電子裝置 | |
| TW202247384A (zh) | 半導體裝置和製造半導體裝置的方法 | |
| TW202522707A (zh) | 封裝基板及封裝基板的製造方法 | |
| TW202522708A (zh) | 封裝基板及封裝基板的製造方法 | |
| CN118315370A (zh) | 芯片、芯片封装结构及芯片制造方法 |