TW202335092A - 用於將薄層移轉至載體底材之方法 - Google Patents
用於將薄層移轉至載體底材之方法 Download PDFInfo
- Publication number
- TW202335092A TW202335092A TW111148934A TW111148934A TW202335092A TW 202335092 A TW202335092 A TW 202335092A TW 111148934 A TW111148934 A TW 111148934A TW 111148934 A TW111148934 A TW 111148934A TW 202335092 A TW202335092 A TW 202335092A
- Authority
- TW
- Taiwan
- Prior art keywords
- temperature
- carrier substrate
- donor substrate
- thin layer
- heat treatment
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P10/00—Bonding of wafers, substrates or parts of devices
- H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
- H10P10/128—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P54/00—Cutting or separating of wafers, substrates or parts of devices
- H10P54/50—Cutting or separating of wafers, substrates or parts of devices by scoring, breaking or cleaving
- H10P54/52—Cutting or separating of wafers, substrates or parts of devices by scoring, breaking or cleaving by cleaving
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/76—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches
- H10P72/7604—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support
- H10P72/7624—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
Landscapes
- Element Separation (AREA)
- Recrystallisation Techniques (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR2200842A FR3132384B1 (fr) | 2022-01-31 | 2022-01-31 | Procede de transfert d’une couche mince sur un substrat support |
| FRFR2200842 | 2022-01-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202335092A true TW202335092A (zh) | 2023-09-01 |
Family
ID=81325210
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW111148934A TW202335092A (zh) | 2022-01-31 | 2022-12-20 | 用於將薄層移轉至載體底材之方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US20250391704A1 (https=) |
| EP (1) | EP4473553B1 (https=) |
| JP (1) | JP2025504573A (https=) |
| KR (1) | KR20240140160A (https=) |
| CN (1) | CN118591862A (https=) |
| FR (1) | FR3132384B1 (https=) |
| TW (1) | TW202335092A (https=) |
| WO (1) | WO2023143818A1 (https=) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6540827B1 (en) * | 1998-02-17 | 2003-04-01 | Trustees Of Columbia University In The City Of New York | Slicing of single-crystal films using ion implantation |
| FR2839385B1 (fr) * | 2002-05-02 | 2004-07-23 | Soitec Silicon On Insulator | Procede de decollement de couches de materiau |
-
2022
- 2022-01-31 FR FR2200842A patent/FR3132384B1/fr active Active
- 2022-12-19 CN CN202280088314.4A patent/CN118591862A/zh active Pending
- 2022-12-19 EP EP22836231.5A patent/EP4473553B1/fr active Active
- 2022-12-19 JP JP2024545103A patent/JP2025504573A/ja active Pending
- 2022-12-19 US US18/834,441 patent/US20250391704A1/en active Pending
- 2022-12-19 KR KR1020247029081A patent/KR20240140160A/ko active Pending
- 2022-12-19 WO PCT/EP2022/086726 patent/WO2023143818A1/fr not_active Ceased
- 2022-12-20 TW TW111148934A patent/TW202335092A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| US20250391704A1 (en) | 2025-12-25 |
| EP4473553C0 (fr) | 2025-12-17 |
| FR3132384A1 (fr) | 2023-08-04 |
| JP2025504573A (ja) | 2025-02-12 |
| FR3132384B1 (fr) | 2024-01-12 |
| CN118591862A (zh) | 2024-09-03 |
| WO2023143818A1 (fr) | 2023-08-03 |
| EP4473553B1 (fr) | 2025-12-17 |
| KR20240140160A (ko) | 2024-09-24 |
| EP4473553A1 (fr) | 2024-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5496598B2 (ja) | シリコン薄膜転写絶縁性ウェーハの製造方法 | |
| JP6487454B2 (ja) | 層状半導体構造体の製造方法 | |
| US20130089968A1 (en) | Method for finishing silicon on insulator substrates | |
| KR101335713B1 (ko) | 접합 기판의 제조방법 및 접합 기판 | |
| CN103038863A (zh) | 制备用于结合的表面的氧等离子体转化方法 | |
| CN107615445B (zh) | 绝缘体上硅晶圆的制造方法 | |
| JP2015046486A (ja) | 窒化物半導体薄膜を備えた複合基板の製造方法 | |
| EP2519965B1 (en) | Method for the preparation of a multi-layered crystalline structure | |
| JP2006210898A (ja) | Soiウエーハの製造方法及びsoiウェーハ | |
| JP2018085536A (ja) | 多層半導体デバイス作製時の低温層転写方法 | |
| TWI824112B (zh) | 用於將有用層移轉至支撐底材上之方法 | |
| JP2006210899A (ja) | Soiウエーハの製造方法及びsoiウェーハ | |
| WO2009141954A1 (ja) | 貼り合わせウェーハの製造方法及び貼り合わせウェーハ | |
| TW202335092A (zh) | 用於將薄層移轉至載體底材之方法 | |
| KR101503027B1 (ko) | 웨이퍼 접합방법 | |
| JP4624812B2 (ja) | Soiウエーハの製造方法 | |
| TWI851077B (zh) | 將薄層轉移到載體基板之方法 | |
| TWI851665B (zh) | 用於將有用層移轉至支撐底材上之方法 | |
| JP7605748B2 (ja) | キャリア基板へ有用層を移転するためのプロセス | |
| TW202347444A (zh) | 用於將薄層移轉至載體底材之方法 |